TPS2320IPWR [TI]
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER; 带独立断路器双热插拔电源控制器
| 型号： | TPS2320IPWR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER |
| 文件： | 总26页 (文件大小：503K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
DUAL HOT SWAP POWER CONTROLLERS
WITH INDEPENDENT CIRCUIT BREAKER
Check for Samples: TPS2320, TPS2321
1
FEATURES
D OR PW PACKAGE
(TOP VIEW)
•
•
•
•
Dual-Channel High-Side MOSFET Drivers
IN1: 3 V to 13 V; IN2: 3 V to 5.5 V
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GATE1
GATE2
DGND
TIMER
VREG
AGND
ISENSE2
ISENSE1
DISCH1
DISCH2
ENABLE
FAULT
ISET1
ISET2
IN2
Output dV/dt Control Limits Inrush Current
Independent Circuit-Breaker With
Programmable Overcurrent Threshold and
Transient Timer
•
•
•
•
•
CMOS- and TTL-Compatible Enable Input
Low, 5-μA Standby Supply Current (Max)
Available in 16-Pin SOIC and TSSOP Package
–40°C to 85°C Ambient Temperature Range
Electrostatic Discharge Protection
IN1
NOTE: Terminal 14 is active-high on TPS2321.
typical application
V
O1
APPLICATIONS
+
V1
3 V–13 V
•
•
•
Hot-Swap/Plug/Dock Power Management
Hot-Plug PCI, Device Bay
DISCH1
IN1
ISET1
GATE1
ISENSE1
VREG
Electronic Circuit Breaker
AGND
DGND
TPS2320
FAULT
TIMER
DESCRIPTION
The TPS2320 and TPS2321 are dual-channel hot-
swap controllers that use external N-channel
MOSFETs as high-side switches in power
applications. Features of these devices, such as
overcurrent protection (OCP), inrush-current control,
and the ability to discriminate between load transients
and faults, are critical requirements for hot-swap
applications.
ENABLE
GATE2
IN2
ISET2
ISENSE2
DISCH2
V
O2
+
V2
3 V–5.5 V
A
The TPS2320/21 devices incorporate undervoltage lockout (UVLO) to ensure the device is off at startup. Each
internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance
the N-channel MOSFETs. The charge pumps control both the rise times and fall times (dv/dt) of the MOSFETs,
reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense
overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents
during power-state transitions, to disregard transients for a programmable period.
Table 1. AVAILABLE OPTIONS
PACKAGES
PIN
COUNT
TA
HOT-SWAP CONTROLLER DESCRIPTION
ENABLE
ENABLE
Dual-channel with independent OCP and adjustable PG
Dual-channel with interdependent OCP and adjustable PG
20
20
TPS2300IPW
TPS2310IPW
TPS2301IPW
TPS2311IPW
TPS2320ID
TPS2320IPW
TPS2321ID
TPS2321IPW
–40°C to 85°C
Dual-channel with independent OCP
16
14
TPS2330ID
TPS2330IPW
TPS2331ID
TPS2331IPW
Single-channel with OCP and adjustable PG
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2000–2013, Texas Instruments Incorporated
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
IN1
ISET1
ISENSE1 GATE1
Clamp
DISCH1
VREG
PREREG
dv/dt Rate
Protection
Charge
Pump
Circuit
Breaker
50 µA
Pulldown FET
Circuit Breaker
UVLO and
Power Up
AGND
DGND
75 µA
FAULT
TIMER
Logic
Deglitcher
ENABLE
Second Channel
DISCH2
IN2
ISET2
ISENSE2
GATE2
Table 2. Terminal Functions
TERMINAL
NAME
I/O
DESCRIPTION
NO.
AGND
DGND
6
3
I
I
Analog ground, connects to DGND as close as possible
Digital ground
DISCH1
DISCH2
ENABLE/ENABLE
FAULT
GATE1
GATE2
IN1
16
15
14
13
1
O
O
I
Discharge transistor 1
Discharge transistor 2
Active low (TPS2320) or active high enable (TPS2321)
Overcurrent fault, open-drain output
Connects to gate of channel 1 high-side MOSFET
Connects to gate of channel 2 high-side MOSFET
Input voltage for channel 1
O
O
O
I
2
9
IN2
10
8
I
Input voltage for channel 2
ISENSE1
ISENSE2
ISET1
I
Current-sense input channel 1
7
I
Current-sense input channel 2
12
11
4
I
Adjusts circuit-breaker threshold with resistor connected to IN1
Adjusts circuit-breaker threshold with resistor connected to IN2
Adjusts circuit-breaker deglitch time
ISET2
I
TIMER
O
O
VREG
5
Connects to bypass capacitor, for stable operation
2
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
DETAILED DESCRIPTION
DISCH1, DISCH2 – DISCH1 and DISCH2 should be connected to the sources of the external N-channel
MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the
MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-
clamp circuitry.
ENABLE or ENABLE – ENABLE for TPS2320 is active low. ENABLE for TPS2321 is active high. When the
controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When
the ENABLE pin is pulled high for TPS2320 or the ENABLE pin is pulled low for TPS2321 for more than 50 µs,
the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to
discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see
VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than
5μA.
FAULT – FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is
sustained long enough to charge TIMER to 0.5 V, the overcurrent channel latches off and pulls FAULT low. The
other channel will run normally if not in overcurrent. In order to turn the channel back on, either the enable pin
has to be toggled or the input power has to be cycled.
GATE1, GATE2 – GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When
the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15μA to each.
The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the
turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These
capacitors also reduce inrush current and protect the device from false overcurrent triggering during power up.
The charge-pump circuitry will generate gate-to-source voltages of 9 V-12 V across the external MOSFET
transistors.
IN1, IN2 – IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET
transistors connected to GATE1 and GATE2, respectively. The TPS2320/TPS2321 draws its operating current
from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1
channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been
constructed to support 3-V or 5-V operation
ISENSE1, ISENSE2, ISET1, ISET2 – ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement
overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates
an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws
50 µA from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also
connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An
overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2.
To ensure proper circuit breaker operation, VI(ISENSE1) and VI(ISET1) should never exceed VI(IN1). Similarly,
VI(ISENSE2) and VI(ISET2) should never exceed VI(IN2)
.
TIMER – A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning
off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which
charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker
latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to
restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly
recommended from TIMER to ground, to prevent any false triggering.
VREG – VREG is the output of an internal low-dropout voltage regulator, where IN1 is the input. The regulator is
used to generate a regulated voltage source, less than 5.5 V, for the device. A 0.1-μF ceramic capacitor should
be connected between VREG and ground to aid in noise rejection. In this configuration, upon disabling the
device, the internal low-dropout regulator will also be disabled, which removes power from the internal circuitry
and allows the device to be placed in low-quiescent-current mode. In applications where IN1 is less than5.5 V,
VREG and IN1 may be connected together. However, under these conditions, disabling the device will not place
the device in low-quiescent-current mode, because the internal low-dropout voltage regulator is being bypassed,
thereby keeping internal circuitry operational. If VREG and IN1 are connected together, a 0.1-μF ceramic
capacitor between VREG and ground is not needed if IN1 already has a bypass capacitor of 1μF to 10μF.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
(1) (2)
VALUE
–0.3 to 15
–0.3 to 7
–0.3 to 30
–0.3 to 22
–0.3 to 15
0 to 100
0 to 10
UNIT
V
VI(IN1), VI(ISENSE1), VI(ISET1), VI(ENABLE)
Input voltage range
VI(IN2), VI(ISENSE2), VI(ISET2), VI(VREG)
V
VO(GATE1)
Output voltage range VO(GATE2)
VO(DISCH1), VO(FAULT), VO(DISCH2), VO(TIMER)
V
V
V
I(GATE1), I(GATE2), I(DISCH1), I(DISCH2)
Sink current range
mA
mA
°C
°C
°C
I(TIMER), I(FAULT)
Operating virtual junction temperature range, TJ
Storage temperature range, Tstg
–40 to 100
–55 to 150
260
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are respect to DGND.
DISSIPATION RATING TABLE
T
A ≤ 25°C
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
PACKAGE
POWER RATING
PW-16
D-16
823 mW
10.98 mW/°C
8.98 mW/°C
329 mW
270 mW
165 mW
135 mW
674 mW
RECOMMENDED OPERATING CONDITIONS
MIN
3
NOM
MAX UNIT
VI(IN1), VI(ISENSE1), VI(ISET1)
13
VI(IN2), VI(ISENSE2), VI(ISET2), VI(VREG)
3
5.5
V
VI
Input voltage
VI(ISENSE1), VI(ISET1)
VI(ISENSE2), VI(ISET2)
VI(IN1)
VI(IN2)
TJ
Operating virtual junction temperature
–40
100
°C
4
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
ELECTRICAL CHARACTERISTICS
over recommended operating temperature range (–40°C < TA < 85°C), 3V ≤ VI(IN1) ≤13V, 3V ≤ VI(IN2) ≤ 5.5V (unless otherwise
noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
GENERAL
II(IN1)
Input current, IN1
Input current, IN2
VI(ENABLE) = 5 V (TPS2321),
0.5
75
1
mA
µA
II(IN2)
VI(ENABLE) = 0 V (TPS2320)
200
Standby current (sum of
currents into IN1, IN2,
ISENSE1, ISENSE2,
ISET1, and ISET2)
VI(ENABLE) = 0 V (TPS2321),
VI(ENABLE) = 5 V (TPS2320)
II(stby)
5
µA
GATE1
VG(GATE1_3V)
VI(IN1) = 3 V
9
10.5
16.8
11.5
14.5
21
VG(GATE1_4.5V) Gate voltage
VG(GATE1_10.8V)
II(GATE1) = 500 nA, DISCH1 open
VI(IN1) = 4.5 V
VI(IN1) = 10.8 V
V
Clamping voltage, GATE1
to DISCH1
VC(GATE1)
IS(GATE1)
9
10
50
10
14
75
12
20
V
3 V ≤ VI(IN1) ≤ 13.2 V, 3 V ≤ VO(VREG) ≤ 5.5 V,
VI(GATE1) = VI(IN1) + 6 V
Source current, GATE1
μA
µA
3 V ≤ VI(IN1) ≤ 13.2 V, 3 V ≤ VO(VREG) ≤ 5.5 V,
VI(GATE1) = VI(IN1)
Sink current, GATE1
Rise time, GATE1
100
VI(IN1) = 3 V
0.5
0.6
1
(1)
tr(GATE1)
Cg to GND = 1 nF
VI(IN1) = 4.5 V
VI(IN1) = 10.8 V
VI(IN1) = 3 V
ms
ms
0.1
0.12
0.2
tf(GATE1)
Fall time, GATE1
Cg to GND = 1 nF(1)
VI(IN1) = 4.5 V
VI(IN1) = 10.8 V
GATE2
VG(GATE2_3V)
VG(GATE2_4.5V)
VI(IN2) = 3 V
9
11.7
14.7
Gate voltage
II(GATE2) = 500 nA, DISCH2 open
V
VI(IN2) = 4.5 V
10.5
Clamping voltage, GATE2
to DISCH2
VC(GATE2)
IS(GATE2)
9
10
50
10
14
75
12
20
V
3 V ≤ VI(IN2) ≤ 5.5 V, 3 V ≤ VO(VREG) ≤ 5.5 V,
VI(GATE2) = VI(IN2) + 6 V
Source current, GATE2
Sink current, GATE2
μA
µA
3 V ≤ VI(IN2)≤ 5.5 V, 3 V ≤ VO(VREG)≤ 5.5 V,
VI(GATE2) = VI(IN2)
100
VI(IN2) = 3 V
Cg to GND = 1 nF(1)
0.5
0.6
tr(GATE2)
Rise time, GATE2
Fall time, GATE2
ms
ms
VI(IN2) = 4.5 V
VO(VREG) = 3 V
VI(IN2) = 3 V
Cg to GND = 1 nF(1)
0.1
tf(GATE2)
VI(IN2) = 4.5 V
0.12
(1) Specified, but not production tested.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
ELECTRICAL CHARACTERISTICS (Continued)
over recommended operating temperature range (–40°C < TA < 85°C), 3V ≤ VI(IN1) ≤13V, 3V ≤ VI(IN2) ≤ 5.5V (unless otherwise
noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX
UNIT
TIMER
V(TO_TIMER)
Threshold voltage, TIMER
Charge current, TIMER
Discharge current, TIMER
0.4
35
1
0.5
50
0.6
65
V
VI(TIMER) = 0 V
VI(TIMER) = 1 V
µA
mA
2.5
CIRCUIT BREAKER
RISETx = 1 kΩ
40
14
44
68
50
19
60
24
53
78
5
RISETx = 400 Ω, TA = 25°C
RISETx = 1 kΩ, TA = 25°C
RISETx = 1.5 kΩ, TA = 25°C
VIT(CB)
Threshold voltage, circuit breaker
mV
50
73
I(IB_ISENSEx)
Input bias current, ISENSEx
Discharge current, GATEx
0.1
800
150
µA
VO(GATEx) = 4 V
VO(GATEx) = 1 V
400
25
mA
Propagation (delay) time,
comparator inputs to gate output
Cg = 50 pF,
(50% to 10%),
10 mV overdrive,
CTIMER = 50 pF
tpd(CB)
1.3
µs
ENABLE, ACTIVE LOW (TPS2320)
VIH(ENABLE)
VIL(ENABLE)
RI(ENABLE)
High-level input voltage, ENABLE
2
V
V
Low-level input voltage, ENABLE
Input pullup resistance, ENABLE
0.8
(1)
See
100
200
60
300
kΩ
VI(ENABLE) increasing above stop threshold;
100 ns rise time, 20 mV overdrive(2)
td(off_ENABLE)
td(on_ENABLE)
Turnoff delay time, ENABLE
Turnon delay time, ENABLE
μs
μs
VI(ENABLE) decreasing below start threshold;
100 ns fall time, 20 mV overdrive(2)
125
ENABLE, ACTIVE HIGH (TPS2321)
VIH(ENABLE)
VIL(ENABLE)
RI(ENABLE)
High-level input voltage, ENABLE
2
V
V
Low-level input voltage, ENABLE
Input pulldown resistance, ENABLE
0.7
100
150
85
300
kΩ
VI(ENABLE) increasing above start threshold;
100 ns rise time, 20 mV overdrive(2)
td(on_ENABLE)
td(off_ENABLE)
Turnon delay time, ENABLE
Turnoff delay time, ENABLE
μs
VI(ENABLE) decreasing below stop threshold;
100
4.1
µs
(2)
100 ns fall time, 20 mV overdrive
PREREG
V(VREG)
PREREG output voltage
PREREG dropout voltage
4.5 ≤ VI(IN1) ≤ 13 V
3.5
5.5
0.1
V
V
V(drop_PREREG)
VI(IN1) = 3 V
1 V
(1) Test IO of ENABLE at VI(ENABLE) = 1 V and 0 V, then RI(ENABLE)
(2) Specified, but not production tested.
=
I
O_
* I
0V
1V
O_
6
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
ELECTRICAL CHARACTERISTICS (Continued)
over recommended operating temperature range (–40°C < TA < 85°C), 3V ≤VI(IN1) ≤13V, 3V ≤ VI(IN2) ≤ 5.5V (unless otherwise
noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
VREG UVLO
V(TO_UVLOstart) Output threshold voltage, start
V(TO_UVLOstop) Output threshold voltage, stop
2.75
2.65
50
2.85
2.78
75
2.95
V
V
Vhys(UVLO)
Hysteresis
mV
mA
UVLO sink current, GATEx
VI(GATEx) = 2 V
IO = 2 mA
10
FAULT OUTPUT
VO(sat_FAULT) Output saturation voltage, FAULT
0.4
1
V
Ilkg(FAULT)
Leakage current, FAULT
VO(FAULT) = 13 V
µA
DISCH1 AND DISCH2
I(DISCH)
Discharge current, DISCHx
VI(DISCHx) = 1.5 V, VI(VIN1) = 5 V
5
2
10
mA
V
VIH(DISCH)
Discharge on high-level input
voltage
VIL(DISCH)
Discharge on low-level input voltage
1
V
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
PARAMETER MEASUREMENT INFORMATION
Load 12 W
Load 12 W
VI(ENABLE)
5 V/div
VI(ENABLE)
5 V/div
VO(GATE1)
10 V/div
VO(DISCH1)
5 V/div
VO(GATE1)
10 V/div
VO(DISCH1)
5 V/div
t – Time – 10 ms/div
t – Time – 10 ms/div
Figure 1. Turnon Voltage Transition of Channel 1
Figure 2. Turnoff Voltage Transition of Channel 1
Load 5 W
Load 5 W
VI(ENABLE)
5 V/div
VI(ENABLE)
5 V/div
VO(GATE2)
10 V/div
VO(GATE2)
10 V/div
VO(DISCH2)
5 V/div
VO(DISCH2)
5 V/div
t – Time – 10 ms/div
t – Time – 10 ms/div
Figure 3. Turnon Voltage Transition of Channel 2
Figure 4. Turnoff Voltage Transition of Channel 2
8
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
PARAMETER MEASUREMENT INFORMATION (continued)
No Capacitor on Timer
No Capacitor on Timer
VI(ENABLE)
5 V/div
VI(ENABLE)
5 V/div
VO(GATE1)
10 V/div
VO(GATE1)
10 V/div
VO(FAULT)
10 V/div
VO(FAULT)
10 V/div
IO(OUT1)
2 A/div
IO(OUT1)
2 A/div
t – Time – 5 ms/div
t – Time – 1 ms/div
Figure 5. Channel 1 Overcurrent Response:
Enabled Into Overcurrent Load
Figure 6. Channel 1 Overcurrent Response: an
Overcurrent
Load Plugged Into the Enabled Board
No Capacitor on Timer
No Capacitor on Timer
VI(ENABLE)
5 V/div
VI(ENABLE)
5 V/div
VO(GATE2)
10 V/div
VO(GATE2)
10 V/div
VO(FAULT)
10 V/div
VO(FAULT)
10 V/div
IO(OUT2)
2 A/div
IO(OUT2)
2 A/div
t – Time – 2 ms/div
t – Time – 0.5 ms/div
Figure 7. Channel 2 Overcurrent Response:
Enabled Into Overcurrent Load
Figure 8. Channel 2 Overcurrent Response: an
Overcurrent Load Plugged Into the Enabled Board
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
No Capacitor on Timer
No Capacitor on Timer
VI(ENABLE)
5 V/div
VI(ENABLE)
5 V/div
VO(GATE1)
10 V/div
VO(GATE2)
5 V/div
VO(FAULT)
10 V/div
VO(FAULT)
10 V/div
II(IN1)
II(IN2)
2 A/div
2 A/div
t – Time – 1 ms/div
t – Time – 1 ms/div
Figure 9. Channel 1 – Enabled Into Short Circuit
Figure 10. Channel 2 – Enabled Into Short Circuit
No Capacitor on Timer
No Capacitor on Timer
VI(IN1)
10 V/div
VO(GATE1)
10 V/div
VI(IN1)
10 V/div
VO(GATE1)
10 V/div
VO(OUT1)
10 V/div
IO(OUT1)
1 A/div
VO(OUT1)
10 V/div
IO(OUT1)
1 A/div
t – Time – 5 ms/div
t – Time – 1 ms/div
Figure 11. Channel 1 –Hot Plug
Figure 12. Channel 1 –Hot Removal
10
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
PARAMETER MEASUREMENT INFORMATION (continued)
No Capacitor on Timer
VI(IN2)
5 V/div
VO(GATE2)
10 V/div
VO(OUT2)
5 V/div
IO(OUT2)
1 A/div
t – Time – 5 ms/div
Figure 13. Channel 2 - Hot Plug
No Capacitor
on Timer
V
I(IN2)
5 V/div
V
O(GATE2)
10 V/div
V
O(OUT2)
5 V/div
I
O(OUT2)
1 A/div
t – Time – 1 ms/div
Figure 14. Channel 2 - Hot Removal
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
TYPICAL CHARACTERISTICS
INPUT CURRENT 1 (ENABLED)
INPUT CURRENT 2 (ENABLED)
vs
vs
INPUT VOLTAGE 1
INPUT VOLTAGE 2
52
51
50
49
71.5
IN1 = 13 V
IN2 = 5.5 V
T
= 85°C
A
T
= 0°C
71
70.5
70
A
T
= –40°C
A
T
A
= 25°C
T
A
= 25°C
48
47
46
45
T
= 85°C
A
T
= 0°C
A
69.5
69
T
A
= –40°C
68.5
68
44
43
4
5
6
7
8
9
10 11 12 13 14
2.5
3
3.5
V
4
4.5
5
5.5
6
V
– Input Voltage 1 – V
– Input Voltage 2 – V
I2
I1
Figure 15.
Figure 16.
INPUT CURRENT 1 (DISABLED)
INPUT CURRENT 2 (DISABLED)
vs
vs
INPUT VOLTAGE 1
INPUT VOLTAGE 2
15
23
21
19
17
15
T
= 85°C
A
IN1 = 13 V
IN2 = 5.5 V
14
13
12
11
10
9
T
A
= 25°C
T
A
= 85°C
T
= –40°C
A
T
A
= –40°C
T
A
= 0°C
13
11
9
T
A
= 0°C
8
7
T = 25°C
A
7
5
4
5
6
7
8
9
10 11 12 13 14
2.5
3
3.5
4
4.5
5
5.5
6
V
I1
– Input Voltage 1 – V
V
I2
– Input Voltage 2 – V
Figure 17.
Figure 18.
12
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
TYPICAL CHARACTERISTICS (continued)
GATE1 OUTPUT VOLTAGE
vs
GATE1 VOLTAGE RISE TIME
vs
GATE1 LOAD CAPACITANCE
INPUT VOLTAGE 1
22
18
15
12
9
C
= 1000 pF
L(GATE1)
IN1 = 12 V
= 25°C
T
= 85°C
A
T
A
20
18
T
A
= 25°C
T
A
= 0°C
T
= –40°C
A
16
14
6
3
0
12
10
2
3
4
5
6
7
8
9
10 11 12
0
3
6
9
12
VI1 – Input Voltage 1 – V
C
– GATE1 Load Capacitance – nF
L(GATE1)
Figure 19.
Figure 20.
GATE1 VOLTAGE FALL TIME
vs
GATE1 LOAD CAPACITANCE
GATE1 OUTPUT CURRENT
vs
GATE1 VOLTAGE
4
3
2
15
14.5
14
IN1 = 12 V
= 25°C
T
A
T
A
= –40°C
T
= 85°C
A
13.5
13
T
= 25°C
A
T
A
= 0°C
12.5
12
1
0
IN1 = 13 V
11.5
11
0
3
6
9
12
14 15 16 17 18 19 20 21 22 23 24
V – GATE1 Voltage – V
C
– GATE1 Load Capacitance – nF
L(GATE1)
Figure 21.
Figure 22.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued)
CIRCUIT-BREAKER RESPONSE TIME
LOAD VOLTAGE 1 DISCHARGE TIME
vs
vs
TIMER CAPACITANCE
LOAD CAPACITANCE
12
9
320
280
240
200
160
120
80
IN1 = 12 V
IN1 = 12 V
= 25°C
I
O1
= 0 A
= 25°C
T
A
T
A
6
3
0
40
0
0
0.2
0.4
0.6
0.8
1
0
100
200
300
400
500
CTIMER – TIMER Capacitance – nF
CL – Load Capacitance – mF
Figure 23.
Figure 24.
UVLO START AND STOP THRESHOLDS
vs
TEMPERATURE
2.9
2.88
2.86
2.84
2.82
2.8
Start
2.78
2.76
2.74
Stop
2.72
2.7
–45–35–25–15 –5
5 15 25 35 45 55 65 75 85 95
T
A
– Temperature –°C
Figure 25.
14
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
APPLICATION INFORMATION
Figure 26 shows a typical dual hot-swap application. The pullup resistor at FAULT should be relatively large
(e.g., 100 kΩ) to reduce power loss, unless it is required to drive a large load.
System
3 V 13 V IN1
Board
R
SENSE1
V
O1
1 µF 10 µF
+
R
ISET1
0.1 µF
VREG IN1 ISET1 ISENSE1 GATE1 DISCH1
ENABLE
ENABLE
FAULT
FAULT
DGND
AGND
TPS2321
TIMER
IN2 ISET2
ISENSE2 GATE2 DISCH2
V
O1
or V
O2
R
ISET2
V
O2
3 V 5.5 V IN2
1 µF 10 µF
+
R
SENSE2
Figure 26. Typical Dual Hot-Swap Application
INPUT CAPACITOR
A 0.1-μF ceramic capacitor in parallel with a 1-μF ceramic capacitor should be placed on the input power
terminals near the connector on the hot-plug board to help stabilize the voltage rails on the cards. The
TPS2320/01 does not need to be mounted near the connector or to these input capacitors. For applications with
more severe power environments, a 2.2-μF, or higher, ceramic capacitor is recommended near the input
terminals of the hot-plug board. A bypass capacitor for IN1 and for IN2 should be placed close to the device.
OUTPUT CAPACITOR
A 0.1-μF ceramic capacitor is recommended per load on the TPS2320/21; these capacitors should be placed
close to the external FETs and to TPS2320/21. A larger bulk capacitor is also recommended on the load. The
value of the bulk capacitor should be selected based on the power requirements and the transients generated by
the application.
EXTERNAL FET
To deliver power from the input sources to the loads, each channel needs an external N-channel MOSFET. A
few widely used MOSFETs are shown in Table 3. But many other MOSFETs on the market can also be used
with TPS23xx in hot-swap systems.
Table 3. Some Available N-Channel MOSFETs
CURRENT RANGE
PART NUMBER
DESCRIPTION
MANUFACTURER
(A)
IRF7601
N-channel, rDS(on) = 0.035 Ω, 4.6 A, Micro-8
N-channel, rDS(on) = 0.040 Ω, 4.6 A, Micro-8
Dual N-channel, rDS(on) = 0.04 Ω, 5 A, SO-8
International Rectifier
ON Semiconductor
ON Semiconductor
0 to 2
MTSF3N03HDR2
MMSF5N02HDR2
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
Table 3. Some Available N-Channel MOSFETs (continued)
CURRENT RANGE
(A)
PART NUMBER
DESCRIPTION
MANUFACTURER
IRF7401
N-channel, rDS(on) = 0.022 Ω, 7 A, SO-8
N-channel, rDS(on) = 0.025 Ω, 5 A, SO-8
Dual N-channel, rDS(on) = 0.029 Ω, 5.2 A, SO-8
N-channel, rDS(on) = 0.020 Ω, 8 A, SO-8
N-channel, rDS(on) = 0.019 Ω, 29 A, d-Pak
N-channel, rDS(on) = 0.045 Ω, 14 A, d-Pak
International Rectifier
ON Semiconductor
International Rectifier
Vishay Dale
MMSF5N02HDR2
IRF7313
2 to 5
SI4410
IRLR3103
IRLR2703
International Rectifier
International Rectifier
5 to 10
TIMER
For most applications, a minimum capacitance of 50 pF is recommended to prevent false triggering. A capacitor
should be connected between TIMER and ground. The presence of an overcurrent condition on either channel of
the TPS2320/TPS2321 causes a 50-μA current source to begin charging this capacitor. If the over-current
condition persists until the capacitor has been charged to approximately 0.5 V, the TPS2320/TPS2321 latches off
the offending channels and pulls the FAULT pin low. The timer capacitor can be made as large as desired to
provide additional time delay before registering a fault condition. PWRGDx will not correctly report power
conditions when the device is disabled. The time delay is approximately:
dt(sec) = CTIMER(F) × 10,000(Ω).
OUTPUT-VOLTAGE SLEW-RATE CONTROL
When enabled, the TPS2320/TPS2321 controllers supply the gates of each external MOSFET transistor with a
current of approximately 15 μA. The slew rate of the MOSFET source voltage is thus limited by the gate-to-drain
capacitance Cgd of the external MOSFET capacitor to a value approximating:
dV
dt
15 mA
s
+
C
gd
(1)
If a slower slew rate is desired, an additional capacitance can be connected between the gate of the external
MOSFET and ground.
VREG CAPACITOR
The internal voltage regulator connected to VREG requires an external capacitor to ensure stability. A 0.1-µF or
0.22-µF ceramic capacitor is recommended.
GATE-DRIVE CIRCUITRY
The TPS2320/TPS2321 includes four separate features associated with each gate-drive terminal:
•
A charging current of approximately 15 μA is applied to enable the external MOSFET transistor. This current
is generated by an internal charge pump that can develop a gate-to-source potential (referenced to DISCH1
or DISCH2) of 9 V–12 V. DISCH1 and DISCH2 must be connected to the respective external MOSFET
source terminals to ensure proper operation of this circuitry.
•
A discharge current of approximately 75 μA is applied to disable the external MOSFET transistor. Once the
transistor gate voltage has dropped below approximately 1.5 V, this current is disabled and the UVLO
discharge driver is enabled instead. This feature allows the part to enter a low-current shutdown mode while
ensuring that the gates of the external MOSFET transistors remain at a low voltage.
•
•
During a UVLO condition, the gates of both MOSFET transistors are pulled down by internal PMOS
transistors. These transistors continue to operate even if IN1 and IN2 are both at 0 V. This circuitry also helps
hold the external MOSFET transistors off when power is suddenly applied to the system.
During an overcurrent fault condition, the external MOSFET transistor that exhibited an overcurrent condition
will be rapidly turned off by an internal pulldown circuit capable of pulling in excess of 400 mA (at 4 V) from
the pin. Once the gate has been pulled below approximately 1.5 V, this driver is disengaged and the UVLO
driver is enabled instead. If one channel experiences an overcurrent condition and the other does not, then
only the channel that is conducting excessive current will be turned off rapidly. The other channel will continue
to operate normally.
16
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
SETTING THE CURRENT-LIMIT CIRCUIT-BREAKER THRESHOLD
Using channel 1 as an example, the current sensing resistor RISENSE1 and the current-limit-setting resistor RISET1
determine the current limit of the channel, and can be calculated by the following equation:
–6
R
50 10
ISET1
R
I
+
LMT1
ISENSE1
(2)
Typically RISENSE1 is very small (0.001 Ω to 0.1 Ω). If the trace and solder-junction resistances between the
junction of RISENSE1 and ISENSE1 and the junction of RISENSE1 and RISET1 are greater than 10% of the RISENSE1
value, then these resistance values should be added to the RISENSE1 value used in the calculation above.
The above information and calculation also apply to channel 2. Table 4 shows some of the current sense
resistors available in the market.
Table 4. Some Current Sense Resistors
CURRENT RANGE (A)
PART NUMBER
WSL-1206, 0.05 1%
DESCRIPTION
0.05 Ω, 0.25 W, 1% resistor
0.025 Ω, 0.25 W, 1% resistor
0.015 Ω, 0.25 W, 1% resistor
0.010 Ω, 0.5 W, 1% resistor
0.007 Ω, 0.5 W, 1% resistor
0.005 Ω, 0.5 W, 1% resistor
MANUFACTURER
0 to 1
1 to 2
2 to 4
4 to 6
6 to 8
8 to 10
WSL-1206, 0.025 1%
WSL-1206, 0.015 1%
WSL-2010, 0.010 1%
WSL-2010, 0.007 1%
WSR-2, 0.005 1%
Vishay Dale
UNDERVOLTAGE LOCKOUT (UVLO)
The TPS2320/TPS2321 includes an undervoltage lockout (UVLO) feature that monitors the voltage present on
the VREG pin. This feature will disable both external MOSFETs if the voltage on VREG drops below 2.78 V
(nominal) and will re-enable normal operation when it rises above 2.85 V (nominal). Since VREG is fed from IN1
through a low-dropout voltage regulator, the voltage on VREG will track the voltage on IN1 within 50 mV. While
the undervoltage lockout is engaged, both GATE1 and GATE2 are held low by internal PMOS pulldown
transistors, ensuring that the external MOSFET transistors remain off at all times, even if all power supplies have
fallen to 0 V.
SINGLE-CHANNEL OPERATION
Some applications may require only a single external MOS transistor. Such applications should use GATE1 and
the associated circuitry (IN1, ISENSE1, ISET1, DISCH1). The IN2 pin should be grounded to disable the circuitry
associated with the GATE2 pin.
POWER-UP CONTROL
The TPS2320/TPS2321 includes a 500 μs (nominal) startup delay that ensures that internal circuitry has
sufficient time to start before the device begins turning on the external MOSFETs. This delay is triggered only
upon the rapid application of power to the circuit. If the power supply ramps up slowly, the undervoltage lockout
circuitry will provide adequate protection against undervoltage operation.
3-CHANNEL HOT-SWAP APPLICATION
Some applications require hot-swap control of up to three voltage rails, but may not explicitly require the sensing
of the status of the output power on all three of the voltage rails. One such application is device bay, where dv/dt
control of 3.3 V, 5 V, and 12 V is required. By using Channel 2 to drive both the 3.3-V and 5-V power rails and
Channel 1 to drive the 12-V power rail, as is shown below, TPS2320/01 can deliver three different voltages to
three loads while monitoring the status of two of the loads.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
SLVS276F –MARCH 2000–REVISED JULY 2013
www.ti.com
System
12 V IN1
Board
R
SENSE1
V
O1
1 µF 10 µF
+
R
ISET1
0.1 µF
VREG IN1 ISET1 ISENSE1
ENABLE
GATE1
GATE2
DISCH1
FAULT
ENABLE
FAULT
DGND
AGND
TPS2321
TIMER
IN2 ISET2 ISENSE2
DISCH2
R
ISET2
V
O1
or V
O2
R
g1
V
O2
3.3 V IN2
1 µF 10 µF
+
R
SENSE2
R
g2
V
O3
5 V IN3
1 µF 10 µF
+
Figure 27. Three-Channel Application
Figure 28 shows ramp-up waveforms of the three output voltages.
V
O1
V
V
O3
O2
t – Time – 2.5 ms/div
Figure 28.
18
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2320 TPS2321
TPS2320
TPS2321
www.ti.com
SLVS276F –MARCH 2000–REVISED JULY 2013
REVISION HISTORY
Note: Revision history for previous versions is not available. Page numbers of previous versions may differ.
Changes from Revision E (November 2006) to Revision F
Page
•
•
•
Added text to ISENSE1, ISENSE2, ISET1, ISET2 pin description paragraph for clarification. ............................................ 3
Added additional VI specs to ROC table for clarification ...................................................................................................... 4
Added minus sign to 40°C MIN TJ temperature ................................................................................................................... 4
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: TPS2320 TPS2321
PACKAGE OPTION ADDENDUM
www.ti.com
13-May-2013
PACKAGING INFORMATION
Orderable Device
TPS2320ID
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
ACTIVE
SOIC
SOIC
D
16
16
16
16
16
16
16
16
16
16
16
16
16
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
TPS2320I
TPS2320IDG4
TPS2320IDR
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
D
40
2500
2500
90
Green (RoHS
& no Sb/Br)
TPS2320I
TPS2320I
TPS2320I
PD2320I
PD2320I
PD2320I
PD2320I
TPS2321I
TPS2321I
PD2321I
PD2321I
PD2321I
PD2321I
SOIC
D
Green (RoHS
& no Sb/Br)
TPS2320IDRG4
TPS2320IPW
SOIC
D
Green (RoHS
& no Sb/Br)
TSSOP
TSSOP
TSSOP
TSSOP
SOIC
PW
PW
PW
PW
D
Green (RoHS
& no Sb/Br)
TPS2320IPWG4
TPS2320IPWR
TPS2320IPWRG4
TPS2321ID
90
Green (RoHS
& no Sb/Br)
2000
2000
40
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
TPS2321IDG4
TPS2321IPW
SOIC
D
40
Green (RoHS
& no Sb/Br)
TSSOP
TSSOP
TSSOP
TSSOP
PW
PW
PW
PW
90
Green (RoHS
& no Sb/Br)
TPS2321IPWG4
TPS2321IPWR
TPS2321IPWRG4
90
Green (RoHS
& no Sb/Br)
2000
2000
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
13-May-2013
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
TPS2320IPWRG4
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2320PW
DUAL HOT SWAP POWER CONTROLLER WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321
DUAL HOT SWAP POWER CONTROLLER WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321D
DUAL HOT SWAP POWER CONTROLLER WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321ID
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IDG4
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IDRG4
2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IPW
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IPWG4
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IPWR
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321IPWRG4
DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS2321PW
DUAL HOT SWAP POWER CONTROLLER WITH INDEPENDENT CIRCUIT BREAKERWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
©2020 ICPDF网 联系我们和版权申明