TPS51624 [TI]

适用于 Intel VR12.6 CPU 的 4.5V 至 28V、单相/两相降压无驱动控制器;
TPS51624
型号: TPS51624
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

适用于 Intel VR12.6 CPU 的 4.5V 至 28V、单相/两相降压无驱动控制器

驱动 控制器
文件: 总10页 (文件大小:1432K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
TPS51624  
ZHCSQF2 JUNE 2022  
适用VR12.6 VCPU 的两D-CAP+降压控制器  
1 特性  
3 说明  
Intel® VR12.6 PWM 规格符合串VID (SVID) 标准  
• 单相或两相运行  
• 完整VR12.6 移动功能集包括数字电流监控  
器、PS3 PS4 运行  
• 输出电压范围0.50V 2.30V 8 DAC  
• 优化了轻负载和重负载条件下的效率  
8 级独立的过冲衰(OSR) 和下冲衰(USR)  
• 无驱动器配置有助于实现高效的高频开关  
• 支持分立式、电源块、功率级DrMOS MOSFET  
实施  
TPS51624 是一款无驱动器、完全符合 SVID 标准的  
VR12.6 降压控制器。高级控制特性例如 D-CAP+ 架  
借助重叠脉冲支持下冲衰减 (USR) 和过冲衰减  
(OSR)可提供快速瞬态响应、最低输出电容和高效  
率。TPS51624 还支持在 CCM DCM 运行情况下进  
行单相运行而提高轻负载情况下的效率。  
TPS51624 成了完整的 VR12.6 I/O 括  
VR_READY (PGOOD)ALERT VR_HOTSVID  
接口地址允许在 0 7 的时间范围内进行编程。在  
PS4 控制器的静态功耗通常为 0.25mWVCPU  
压摆率和电压定位的可调节控制完善VR12.6 功能。  
与新的 TPS51604 FET 栅极驱动器配合使用时该解  
决方案可提供超高速度和低开关损耗。TPS51624 与选  
定的 TI Power Stage™ 产品以及 DrMOS 产品一起使  
可实现出色效率。  
• 精确可调电压定位  
300kHz 1.5MHz 的频率选择  
• 获得专利AutoBalance 相位平衡  
• 可8 级电流限制  
4.5V 28V 转换电压范围  
• 小4 × 4 32 QFN PowerPAD集成电路封  
TPS51624 件采用节省空间的热增强型 32 脚  
QFN 封装40°C 105°C 温度下运行。  
2 应用  
VR12.6 VCPU 应用适用于  
– 适配器  
– 电池  
NVDC  
5V 12V 电源轨  
TPS51624  
Power  
TPS51604  
Drive  
Block  
PWM1  
SVID Bus  
PWM2  
Power  
Block  
SKIP  
TPS51604  
Drive  
3-1. 简化版原理图  
本文档旨在为方便起见提供有TI 产品中文版本的信息以确认产品的概要。有关适用的官方英文版本的最新信息请访问  
www.ti.com其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前请务必参考最新版本的英文版本。  
English Data Sheet: SLUSEW5  
 
 
TPS51624  
ZHCSQF2 JUNE 2022  
www.ti.com.cn  
Table of Contents  
1 特性................................................................................... 1  
2 应用................................................................................... 1  
3 说明................................................................................... 1  
4 Revision History.............................................................. 2  
5 Device and Documentation Support..............................3  
5.1 接收文档更新通知....................................................... 3  
5.2 支持资源......................................................................3  
5.3 Trademarks.................................................................3  
5.4 Electrostatic Discharge Caution..................................3  
5.5 术语表......................................................................... 3  
6 Mechanical, Packaging, and Orderable Information....3  
4 Revision History  
以前版本的页码可能与当前版本的页码不同  
DATE  
REVISION  
NOTES  
June 2022  
*
Initial Release  
Copyright © 2022 Texas Instruments Incorporated  
2
Submit Document Feedback  
Product Folder Links: TPS51624  
 
TPS51624  
ZHCSQF2 JUNE 2022  
www.ti.com.cn  
5 Device and Documentation Support  
5.1 接收文档更新通知  
要接收文档更新通知请导航至 ti.com 上的器件产品文件夹。点击订阅更新 进行注册即可每周接收产品信息更  
改摘要。有关更改的详细信息请查看任何已修订文档中包含的修订历史记录。  
5.2 支持资源  
TI E2E支持论坛是工程师的重要参考资料可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解  
答或提出自己的问题可获得所需的快速设计帮助。  
链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范并且不一定反映 TI 的观点请参阅  
TI 《使用条款》。  
5.3 Trademarks  
D-CAP+and PowerPADare trademarks of TI.  
TI E2Eis a trademark of Texas Instruments.  
Intel® is a registered trademark of Intel.  
所有商标均为其各自所有者的财产。  
5.4 Electrostatic Discharge Caution  
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled  
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.  
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may  
be more susceptible to damage because very small parametric changes could cause the device not to meet its published  
specifications.  
5.5 术语表  
TI 术语表  
本术语表列出并解释了术语、首字母缩略词和定义。  
6 Mechanical, Packaging, and Orderable Information  
Copyright © 2022 Texas Instruments Incorporated  
Submit Document Feedback  
3
Product Folder Links: TPS51624  
 
 
 
 
 
 
 
PACKAGE OPTION ADDENDUM  
www.ti.com  
13-Apr-2022  
PACKAGING INFORMATION  
Orderable Device  
Status Package Type Package Pins Package  
Eco Plan  
Lead finish/  
Ball material  
MSL Peak Temp  
Op Temp (°C)  
Device Marking  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4/5)  
(6)  
TPS51624RSMR  
TPS51624RSMT  
ACTIVE  
VQFN  
VQFN  
RSM  
32  
32  
3000 RoHS & Green  
250 RoHS & Green  
NIPDAU  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
-40 to 105  
-40 to 105  
TPS  
51624  
ACTIVE  
RSM  
NIPDAU  
TPS  
51624  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance  
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may  
reference these types of products as "Pb-Free".  
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.  
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based  
flame retardants must also meet the <=1000ppm threshold requirement.  
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.  
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation  
of the previous line and the two combined represent the entire Device Marking for that device.  
(6)  
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two  
lines if the finish value exceeds the maximum column width.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
13-Apr-2022  
Addendum-Page 2  
GENERIC PACKAGE VIEW  
RSM 32  
4 x 4, 0.4 mm pitch  
VQFN - 1 mm max height  
PLASTIC QUAD FLATPACK - NO LEAD  
This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.  
4224982/A  
www.ti.com  
PACKAGE OUTLINE  
RSM0032B  
VQFN - 1 mm max height  
S
C
A
L
E
3
.
0
0
0
PLASTIC QUAD FLATPACK - NO LEAD  
B
4.1  
3.9  
A
0.45  
0.25  
0.25  
0.15  
PIN 1 INDEX AREA  
DETAIL  
OPTIONAL TERMINAL  
TYPICAL  
4.1  
3.9  
(0.1)  
SIDE WALL DETAIL  
OPTIONAL METAL THICKNESS  
1 MAX  
C
SEATING PLANE  
0.08 C  
0.05  
0.00  
2.8 0.05  
2X 2.8  
(0.2) TYP  
4X (0.45)  
28X 0.4  
9
16  
SEE SIDE WALL  
DETAIL  
8
17  
EXPOSED  
THERMAL PAD  
2X  
SYMM  
33  
2.8  
24  
0.25  
32X  
1
SEE TERMINAL  
DETAIL  
0.15  
0.1  
C A B  
25  
32  
PIN 1 ID  
(OPTIONAL)  
0.05  
SYMM  
0.45  
0.25  
32X  
4219108/B 08/2019  
NOTES:  
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing  
per ASME Y14.5M.  
2. This drawing is subject to change without notice.  
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.  
www.ti.com  
EXAMPLE BOARD LAYOUT  
RSM0032B  
VQFN - 1 mm max height  
PLASTIC QUAD FLATPACK - NO LEAD  
(
2.8)  
SYMM  
32  
25  
32X (0.55)  
1
32X (0.2)  
24  
(
0.2) TYP  
VIA  
(1.15)  
SYMM  
33  
(3.85)  
28X (0.4)  
17  
8
(R0.05)  
TYP  
9
16  
(1.15)  
(3.85)  
LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X  
0.05 MIN  
ALL AROUND  
0.05 MAX  
ALL AROUND  
SOLDER MASK  
OPENING  
METAL  
EXPOSED METAL  
EXPOSED METAL  
SOLDER MASK  
OPENING  
METAL UNDER  
SOLDER MASK  
NON SOLDER MASK  
DEFINED  
SOLDER MASK  
DEFINED  
(PREFERRED)  
SOLDER MASK DETAILS  
4219108/B 08/2019  
NOTES: (continued)  
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature  
number SLUA271 (www.ti.com/lit/slua271).  
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown  
on this view. It is recommended that vias under paste be filled, plugged or tented.  
www.ti.com  
EXAMPLE STENCIL DESIGN  
RSM0032B  
VQFN - 1 mm max height  
PLASTIC QUAD FLATPACK - NO LEAD  
(0.715)  
4X ( 1.23)  
(R0.05) TYP  
25  
32  
32X (0.55)  
1
24  
32X (0.2)  
(0.715)  
(3.85)  
33  
SYMM  
28X (0.4)  
17  
8
METAL  
TYP  
16  
9
SYMM  
(3.85)  
SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
EXPOSED PAD 33:  
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X  
4219108/B 08/2019  
NOTES: (continued)  
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate  
design recommendations.  
www.ti.com  
重要声明和免责声明  
TI“按原样提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,  
不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担  
保。  
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验  
证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。  
这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。  
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成  
本、损失和债务,TI 对此概不负责。  
TI 提供的产品受 TI 的销售条款ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改  
TI 针对 TI 产品发布的适用的担保或担保免责声明。  
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE  
邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022,德州仪器 (TI) 公司  

相关型号:

TPS51624RSMR

适用于 Intel VR12.6 CPU 的 4.5V 至 28V、单相/两相降压无驱动控制器 | RSM | 32 | -40 to 105
TI

TPS51624RSMT

适用于 Intel VR12.6 CPU 的 4.5V 至 28V、单相/两相降压无驱动控制器 | RSM | 32 | -40 to 105
TI

TPS51631

PACKAGE OPTION ADDENDUM
TI

TPS51631A

PACKAGE OPTION ADDENDUM
TI

TPS51631ARSMR

PACKAGING INFORMATION
TI

TPS51631ARSMT

PACKAGING INFORMATION
TI

TPS51631RSMR

3-phase DCAP+ Step-Down Controller for VR12.5 CPUs 32-VQFN -40 to 105
TI

TPS51631RSMT

3-phase DCAP+ Step-Down Controller for VR12.5 CPUs 32-VQFN -40 to 105
TI

TPS51632

适用于 Nvidia Tegra® T40 CPU 的 2.5V 至 24V、三相/两相/单相降压无驱动器控制器
TI

TPS51632-Q1

适用于汽车应用的 NVIDIA Tegra 2.5V 至 24V、三相/两相/单相降压控制器
TI

TPS51632QRSMRQ1

适用于汽车应用的 NVIDIA Tegra 2.5V 至 24V、三相/两相/单相降压控制器 | RSM | 32 | -40 to 125
TI

TPS51632QRSMTQ1

适用于汽车应用的 NVIDIA Tegra 2.5V 至 24V、三相/两相/单相降压控制器 | RSM | 32 | -40 to 125
TI