TPS650241 [TI]
Power Management ICs for Li-Ion Powered Systems; 对于锂离子电源管理IC供电系统
| 型号： | TPS650241 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | Power Management ICs for Li-Ion Powered Systems |
| 文件： | 总34页 (文件大小：956K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
Power Management ICs for Li-Ion Powered Systems
FEATURES
APPLICATIONS
•
•
•
•
•
PDA
•
1.6A or 1.0A, 97% Efficient Step-Down
Converter for System Voltage (VDCDC1)
Cellular/Smart Phone
GPS
Digital Still Camera
–
3.3V or 2.80V or Adjustable
•
1.0A or 0.8A, up to 95% Efficient Step-Down
Converter for Memory Voltage (VDCDC2)
Split Supply DSP and μP Solutions:, Samsung
ARM-Based Processors, etc.
–
1.8V or 2.5V or Adjustable
•
•
0.8A, 90% Efficient Step-Down Converter for
Processor Core (VDCDC3)
DESCRIPTION
The TPS65024x are integrated Power Management
ICs for applications powered by one Li-Ion or
Li-Polymer cell, which require multiple power rails.
The TPS65024x provide three highly efficient,
step-down converters targeted at providing the core
voltage, peripheral, I/O and memory rails in a
processor based system. All three step-down
converters enter a low power mode at light load for
maximum efficiency across the widest possible range
of load currents. The converters can be forced into
fixed frequency PWM mode by pulling the MODE pin
high. The TPS65024x also integrate two general
purpose 200 mA LDO voltage regulators, which are
enabled with an external input pin. Each LDO
operates with an input voltage range between 1.5 V
and 6.5 V allowing them to be supplied from one of
the step-down converters or directly from the battery.
The output voltage of the LDOs can be set with an
external resistor divider for maximum flexibility.
Additionally there is a 30mA LDO typically used to
provide power in a processor based system to a
voltage rail that is always on. TPS65024x provide
voltage scaling on DCDC3 using the DEFDCDC3
pin. This pin either needs to be connected to a logic
HIGH or logic LOW level to set the output voltage of
DCDC3. TPS65024x come in a small 5mm x 5mm
32 pin QFN package (RHB).
Two Selectable Voltages for VDCDC3
–
–
–
TPS650240:
–
–
DEFDCDC3= LOW: Vo = 1.0V
DEFDCDC3= HIGH: Vo = 1.3V
TPS650241:
–
–
DEFDCDC3= LOW: Vo = 0.9V
DEFDCDC3= HIGH: Vo = 1.375V
TPS650242:
–
–
DEFDCDC3= LOW: Vo = 1.0V
DEFDCDC3= HIGH: Vo = 1.5V
•
•
30mA LDO for Vdd_alive
2 × 200 mA General Purpose LDOs (LDO1 and
LDO2)
•
Dynamic Voltage Management for Processor
Core
•
•
•
•
•
LDO1 and LDO2 Voltage Externally Adjustable
Separate Enable Pins for Inductive Converters
2.25 MHz Switching Frequency
85 μA Quiescent Current
Thermal Shutdown Protection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007, Texas Instruments Incorporated
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION
TA
VOLTAGE AT
DCDC3
output current on DCDC1 /
DCDC2 / DCDC3
VOLTAGE AT
VDD_ALIVE
PACKAGE
PART NUMBER(1)
1.0 V / 1.3 V
0.9 V / 1.375 V
1.0 V / 1.5 V
1.0 A / 0.8 A / 0.8 A
1.6 A / 1.0 A / 0.8 A
1.0 A / 0.8 A / 0.8 A
1.2 V
1.2 V
1.2 V
TPS650240RHB
TPS650241RHB
TPS650242RHB
–40°C to
85°C
32 pin QFN
(RHB)
(1) The RHB package is available in tape and reel. Add R suffix (TPS650240RHBR) to order quantities of 3000 parts per reel. Add T suffix
(TPS650240RHBT) to order quantities of 250 parts per reel.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
UNIT
V
Input voltage range on all pins except A/PGND pins with respect to AGND
Current at VINDCDC1, L1, PGND1, VINDCDC2, L2, PGND2, VINDCDC3, L3, PGND3
Peak Current at all other pins
–0.3 to 7
2000
mA
mA
1000
Continuous total power dissipation
See Dissipation Rating Table
TA Operating free-air temperature
–40 to 85
125
°C
°C
°C
°C
TJ
Maximum junction temperature
Tst Storage temperature
–65 to 150
260
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATINGS
T
A ≤ 25°C
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
PACKAGE(1)
RθJA
POWER RATING
RHB
35K/W
2.85W
28mW/K
1.57W
1.14W
(1) The thermal resistance junction to ambient of the RHB package is measured on a high K board. The thermal resistance junction to
power pad is 1.5K/W.
2
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
RECOMMENDED OPERATING CONDITIONS
MIN NOM
MAX UNIT
VINDCDC1
VINDCDC2
,
,
2.5
6.0
V
Input voltage range step-down converters
VINDCDC3, VCC
VDCDC1
VDCDC2
VDCDC3
VINLDO1, VINLDO2
VLDO1-2
IOUTDCDC1
L1
Output voltage range for VDCDC1 step-down converter(1)
Output voltage range for mem step-down converter(1)
Output voltage range for core step-down converter
Input voltage range for LDOs
0.6
0.6
0.9
1.5
1.0
VINDCDC1
VINDCDC2
1.5
V
V
V
6.5
V
Output voltage range for LDOs
VINLDO1-2
1600
V
Output current at L1
Inductor at L1(2)
mA
μH
μF
μF
mA
μH
μF
μF
mA
μH
μF
μF
μF
μF
μF
mA
μF
mA
°C
°C
Ω
1.5
10
10
2.2
22
(2)
CINDCDC1
COUTDCDC1
IOUTDCDC2
L2
Input Capacitor at VINDCDC1
(2)
Output Capacitor at VDCDC1
Output current at L2
Inductor at L2(2)
1000
800
1.5
10
10
2.2
22
(2)
CINDCDC2
COUTDCDC2
IOUTDCDC3
L3
Input Capacitor at VINDCDC2
(2)
Output Capacitor at VDCDC2
Output current at L3
Inductor at L3(2)
1.5
10
10
1
2.2
22
(2)
CINDCDC3
COUTDCDC3
CVCC
Input Capacitor at VINDCDC3
(2)
Output Capacitor at VDCDC3
Input Capacitor at VCC(2)
Input Capacitor at VINLDO(2)
Output Capacitor at VLDO1, VLDO2(2)
Output current at VLDO1, VLDO2
Output Capacitor at Vdd_alive(2)
Cin1-2
1
COUT1-2
ILDO1,2
2.2
200
CVRTC
2.2
IVdd_alive
TA
Output current at Vdd_alive
30
85
Operating ambient temperature
–40
–40
TJ
Operating junction temperature
Resistor from VINDCDC3,VINDCDC2, VINDCDC1 to Vcc used for filtering(3)
125
10
RCC
1
(1) When using an external resistor divider at DEFDCDC2, DEFDCDC1
(2) See applications section for more information, for Vout > 2.85V choose 3.3 μH inductor
(3) Up to 2.5 mA can flow into Vcc when all 3 converters are running in PWM, this resistor will cause the UVLO threshold to be shifted
accordingly.
3
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
ELECTRICAL CHARACTERISTICS
VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, TA = –40°C to 85°C, typical values are at TA = 25°C
(unless otherwise noted)
Control Signals: EN_DCDC1, EN_DCDC2, EN_DCDC3, EN_LDO, MODE, EN_VDD_ALIVE
PARAMETER
High level input voltage
TEST CONDITIONS
MIN
1.45
0
TYP
MAX UNIT
VIH
VIL
IH
VCC
0.4
V
V
Low level input voltage
Input bias current
0.01
0.1
μA
Supply Pins: VCC, VINDCDC1, VINDCDC2, VINDCDC3
PARAMETER TEST CONDITIONS
Operating quiescent PFM All 3 DCDC converters enabled, zero load
MIN
TYP
MAX
UNIT
I(qPFM)
Vcc = 3.6 V
135
170
uA
current
and no switching, LDOs enabled
PFM All 3 DCDC converters enabled, zero load
and no switching, LDO1, LDO2 =OFF,
Vdd_alive=ON
75
100
PFM DCDC1 and DCDC2 converters enabled,
zero load and no switching, LDO1, LDO2 =OFF,
Vdd_alive=ON
55
80
60
PFM DCDC1 converter enabled, zero load and no
switching, LDO1, LDO2 =OFF, Vdd_alive=ON
40
2
IVCC(PWM)
Current into Vcc;
PWM
All 3 DCDC converters enabled & running in
PWM, LDOs off
Vcc = 3.6 V
mA
PWM DCDC1 and DCDC2 converters enabled
and running in PWM, LDOs off
1.5
0.85
16
2.5
2.0
PWM DCDC1 converter enabled and running in
PWM, LDOs off
Iq
Quiescent current
All converters disabled, LDO1, LDO2 =OFF,
Vdd_alive=OFF
Vcc = 3.6 V
μA
All converters disabled, LDO1, LDO2 =OFF,
Vdd_alive=ON
26
4
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
ELECTRICAL CHARACTERISTICS
VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, TA = –40°C to 85°C, typical values are at TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDCDC1 STEP-DOWN CONVERTER
VVINDCDC1
IO
Input voltage range
2.5
6.0
V
Maximum output current for TPS650240 Vo = 3.3 V
and TPS650242
1000
mA
IO
Maximum output current for TPS650241 Vo = 3.3 V
1600
mA
μA
mΩ
μA
mΩ
μA
A
ISD
Shutdown supply current in VINDCDC1 EN_DCDC1 = GND
0.1
1
261
2
RDS(ON)
ILP
RDS(ON)
ILN
P-channel MOSFET on-resistance
P-channel leakage current
VINDCDC1 = VGS = 3.6 V
125
VINDCDC1 = 6.0 V
VINDCDC1 = VGS = 3.6 V
VDS = 6.0 V
N-channel MOSFET on-resistance
N-channel leakage current
130
7
260
10
ILIMF
Forward current limit (P- and N-channel) 2.5 V < VINMAIN < 6.0 V
for TPS650240 and TPS650242
1.15
1.75
1.30
1.39
ILIMF
Forward current limit (P- and N-channel) 2.5 V < VINMAIN < 6.0 V
for TPS650241
1.97
2.25
2.15
A
fS
Oscillator frequency
1.95
–2%
–2%
–1%
–1%
–2%
2.55
2%
2%
1%
1%
2%
MHz
VDCDC1
Fixed output voltage
MODE=0 (PWM/PFM)
2.80 V
3.3 V
VINDCDC1 = 3.3 V to 6.0 V;
0 mA ≤ IO ≤ 1.6 A
Fixed output voltage
MODE=1 (PWM)
2.80 V
3.3 V
VINDCDC1 = 3.7 V to 6.0 V;
0 mA ≤ IO ≤ 1.6 A
Adjustable output voltage with resistor
divider at DEFDCDC1 MODE=0
(PWM/PFM)
VINDCDC1 = VDCDC1 +0.3V (min 2.5V)
to 6.0V; 0 mA ≤ IO ≤ 1.6 A
Adjustable output voltage with resistor
VINDCDC1 = VDCDC1 +0.3V (min 2.5V)
–1%
1%
divider at DEFDCDC1; MODE=1 (PWM) to 6.0V; 0 mA ≤ IO ≤ 1.6 A
Line Regulation
VINDCDC1 = VDCDC1 + 0.3 V (min. 2.5
0.0
%/V
V) to
6.0 V; IO = 10 mA
Load Regulation
IO = 10 mA to 1.6 A
0.25
750
%/A
TSS
Soft start ramp time
VDCDC1 ramping from 5% to 95% of
target value
μs
R(L1)
Internal resistance from L1 to GND
1
MΩ
5
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
ELECTRICAL CHARACTERISTICS
VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, TA = –40°C to 85°C, typical values are at TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDCDC2 STEP-DOWN CONVERTER
VVINDCDC2
IO
Input voltage range
2.5
6.0
V
Maximum output current for TPS650240 Vo = 2.5 V
and TPS650242
800
mA
IO
Maximum output current for TPS650241 Vo = 2.5 V
1000
mA
μA
mΩ
μA
mΩ
μA
A
ISD
Shutdown supply current in VINDCDC2 EN_DCDC2 = GND
0.1
1
300
2
RDS(ON)
ILP
RDS(ON)
ILN
P-channel MOSFET on-resistance
P-channel leakage current
VINDCDC2 = VGS = 3.6 V
VINDCDC2 = 6.0 V
VINDCDC2 = VGS = 3.6 V
VDS = 6.0 V
140
N-channel MOSFET on-resistance
N-channel leakage current
150
7
297
10
ILIMF
Forward current limit (P- and N-channel) 2.5 V < VINDCDC2 < 6.0 V
for TPS650240 and TPS650242
1.05
1.22
1.16
1.29
ILIMF
Forward current limit (P- and N-channel) 2.5 V < VINDCDC2 < 6.0 V
for TPS650241
1.35
2.25
1.5
A
fS
Oscillator frequency
1.95
–2%
2.55
2%
MHz
VDCDC2
Fixed output voltage
MODE=0 (PWM/PFM)
1.8 V
2.5 V
1.8 V
2.5 V
VINDCDC2 = 2.5 V to 6.0 V; 0 mA ≤ IO
1.0 A
≤
≤
≤
≤
VINDCDC2 = 3.0 V to 6.0 V; 0 mA ≤ IO
1.0 A
–2%
–2%
–1%
–2%
–1%
2%
2%
1%
2%
1%
Fixed output voltage
MODE=1 (PWM)
VINDCDC2 = 2.5 V to 6.0 V; 0 mA ≤ IO
1.0 A
VINDCDC2 = 3.0 V to 6.0 V; 0 mA ≤ IO
1.0 A
Adjustable output voltage with resistor
VINDCDC2 = VDCDC2 + 0.3V (min 2.5V)
divider at DEFDCDC2 MODE=0 (PWM) to 6.0V; 0 mA ≤ IO ≤ 1.0 A
Adjustable output voltage with resistor
VINDCDC2 = VDCDC2 + 0.3V (min 2.5V)
divider at DEFDCDC2; MODE=1 (PWM) to 6.0V; 0 mA ≤ IO ≤ 1.0 A
Line Regulation
VINDCDC2 = VDCDC2 + 0.3 V (min. 2.5
0.0
%/V
V) to
6.0 V; IO = 10 mA
Load Regulation
IO = 10 mA to 1.0 A
0.25
750
%/A
TSS
Soft start ramp time
VDCDC2 ramping from 5% to 95% of
target value
μs
R(L2)
Internal resistance from L2 to GND
1
MΩ
6
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
ELECTRICAL CHARACTERISTICS
VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, TA = –40°C to 85°C, typical values are at TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
6.0
1
UNIT
VDCDC3 STEP-DOWN CONVERTER
VVINDCDC3
Input voltage range
2.5
V
IO
Maximum output current
Vo = 1.5 V
EN_DCDC3 = GND
800
mA
μA
ISD
Shutdown supply current in
VINDCDC3
0.1
RDS(ON)
ILP
RDS(ON)
ILN
P-channel MOSFET on-resistance VINDCDC3 = VGS = 3.6 V
P-channel leakage current VINDCDC3 = 6.0 V
N-channel MOSFET on-resistance VINDCDC3 = VGS = 3.6 V
310
0.1
220
7
698
2
mΩ
μA
mΩ
μA
A
503
10
N-channel leakage current
VDS = 6.0 V
ILIMF
Forward current limit (P- and
N-channel)
2.5 V < VINDCDC3 < 6.0 V
1.00
1.20
1.40
fS
Oscillator frequency
1.95
–2%
2.25
2.55
2%
MHz
VDCDC3
Fixed output voltage VO = 0.9 V to VINDCDC3 = 2.5 V to 6.0 V;
MODE=0
1.5 V
0 mA ≤ IO ≤ 600 mA
(PWM/PFM)
Fixed output voltage
MODE=1 (PWM)
–1%
1%
Line Regulation
VINDCDC3 = VDCDC3 + 0.3 V (min. 2.5 V) to
6.0 V; IO = 10 mA
0.0
%/V
Load Regulation
IO = 10 mA to 600 mA
0.25
750
%/A
TSS
Soft start ramp time
VDCDC3 ramping from 5% to 95% of target
value
μs
R(L3)
Internal resistance from L3 to GND
1
MΩ
7
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
ELECTRICAL CHARACTERISTICS
VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, TA = –40°C to 85°C, typical values are at TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VLDO1 and VLDO2 Low Dropout Regulators
I(q)
Operating quiescent current
Current per LDO into VINLDO
16
30
2
μA
μA
V
I(SD)
VINLDO
VLDO1
VLDO2
VFB
IO
Shutdown current
Total current into VINLDO, VLDO = 0 V
0.6
Input voltage range for LDO1, LDO2
LDO1 output voltage range
1.5
1.0
1.0
6.5
VinLDO
VinLDO
V
LDO2 output voltage range
V
(1)
LDO1 and LDO2 feedback voltage
Maximum output current for LDO1, LDO2
Maximum output current for LDO1, LDO2
LDO1 & LDO2 short circuit current limit
Minimum voltage drop at LDO1, LDO2
Minimum voltage drop at LDO1, LDO2
Minimum voltage drop at LDO1, LDO2
Output voltage ccuracy for LDO1, LDO2
Line regulation for LDO1, LDO2
See
1.0
V
Vin = 1.8 V, Vo = 1.3 V
Vin = 1.5 V; Vo = 1.3 V
VLDO1 = GND, VLDO2 = GND
IO = 50 mA, VINLDO = 1.8 V
IO = 50 mA, VINLDO = 1.5 V
IO = 200 mA, VINLDO = 1.8 V
IO = 10 mA
200
mA
mA
mA
mV
mV
mV
IO
120
ISC
400
120
150
300
1%
65
–2%
–1%
VINLDO1,2 = VLDO1,2 + 0.5V (min. 2.5V) to
6.5 V, IO = 10 mA
1%
Load regulation for LDO1, LDO2
Regulation time for LDO1, LDO2
IO = 0 mA to 200 mA
–1%
1%
Load change from 10% to 90%
10
μs
Vdd_alive Low Dropout Regulator
Vdd_alive
IO
Vdd_alive LDO output voltage
IO = 0 mA
1.2
V
Output current for Vdd_alive
30
100
1 %
1 %
mA
mA
ISC
Vdd_alive short circuit current limit
Output voltage accuracy for Vdd_alive
Line regulation for Vdd_alive
Vdd_alive = GND
IO = 0 mA
–1%
–1%
VCC = Vdd_alive + 0.5 V to 6.5 V, IO = 0 mA
Load change from 10% to 90%
Regulation time for Vdd_alive
10
μs
AnaLogic Signals DEFDCDC1, DEFDCDC2, DEFDCDC3
VIH
VIL
IH
High level input voltage
Low level input voltage
Input bias current
1.3
0
VCC
0.1
V
V
0.001
0.05
μA
THERMAL SHUTDOWN
TSD Thermal shutdown
Thermal shudown hysteresis
INTERNAL UNDER VOLTAGE LOCK OUT
Increasing junction temperature
Decreasing junction temperature
160
20
°C
°C
UVLO
Internal UVLO
VCC falling
–3%
2.35
120
3%
V
VUVLO_HYST
internalUVLO comparator hysteresis
mV
VOLTAGE DETECTOR COMPARATOR
PWRFAIL_SNS Comparator threshold
Hysteresis
Falling threshold
–2%
40
1.0
50
2%
60
V
mV
μs
V
Propagation delay
25 mV overdrive
IOL = 5 mA
10
VOL
Power fail output low voltage
0.3
(1) If the feedback voltage is forced higher than above 1.2 V, a leakage current into the feedback pin may occur.
8
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DEVICE INFORMATION
PIN ASSIGNMENTS
32 31 30 29 28 27 26 25
24
VDCDC3
PGND3
L3
EN_Vdd_alive
1
2
3
4
5
6
7
8
23
22
21
MODE
TPS65024
DEFDCDC2
PWRFAIL
EN_DCDC1
EN_DCDC2
EN_DCDC3
EN_LDO
VINDCDC3
VINDCDC1
L1
20
19
18
17
PGND1
VDCDC1
9 10 11 12 13 14 15 16
TERMINAL FUNCTIONS
TERMINAL
NAME
I/O
DESCRIPTION
NO.
SWITCHING REGULATOR SECTION
AGND1
31
13
–
Analog ground connection. All analog ground pins are connected internally on the chip.
Analog ground connection. All analog ground pins are connected internally on the chip.
Connect the power pad to analog ground.
AGND2
PowerPad
VINDCDC1
5
I
Input voltage for VDCDC1 step-down converter. This must be connected to the same voltage supply as
VINDCDC2, VINDCDC3 and VCC.
L1
6
8
Switch pin of VDCDC1 converter. The VDCDC1 inductor is connected here.
VDCDC1 feedback voltage sense input, connect directly to VDCDC1
Power ground for VDCDC1 converter
VDCDC1
PGND1
VINDCDC2
I
I
7
28
Input voltage for VDCDC2 step-down converter. This must be connected to the same voltage supply as
VINDCDC1, VINDCDC3 and VCC.
L2
27
25
26
4
Switch pin of VDCDC2 converter. The VDCDC2 inductor is connected here.
VDCDC2 feedback voltage sense input, connect directly to VDCDC2
Power ground for VDCDC2 converter
VDCDC2
PGND2
VINDCDC3
I
I
Input voltage for VDCDC3 step-down converter. This must be connected to the same voltage supply as
VINDCDC1, VINDCDC2 and VCC.
L3
3
1
Switch pin of VDCDC3 converter. The VDCDC3 inductor is connected here.
VDCDC3 feedback voltage sense input, connect directly to VDCDC3
Power ground for VDCDC3 converter
VDCDC3
PGND3
VCC
I
2
29
I
I
Power supply for digital and analog circuitry of DCDC1, DCDC2 and DCDC3 DC-DC converters. This must
be connected to the same voltage supply as VINDCDC3, VINDCDC1 and VINDCDC2.
DEFDCDC1
DEFDCDC2
9
Input signal indicating default VDCDC1 voltage, 0 = 2.80 V, 1 = 3.3 V
This pin can also be connected to a resistor divider between VDCDC1 and GND. In this case the output
voltage of the DCDC1 converter can be set in a range from 0.6 V to VINDCDC1
22
I
Input signal indicating default VDCDC2 voltage, 0=1.8V, 1=2.5V
This pin can also be connected to a resistor divider between VDCDC2 and GND. In this case the output
voltage of the DCDC2 converter can be set in a range from 0.6 V to VINDCDC2.
9
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DEVICE INFORMATION (continued)
TERMINAL FUNCTIONS (continued)
TERMINAL
NAME
I/O
DESCRIPTION
NO.
DEFDCDC3
32
I
Input signal indicating VDCDC3 voltage.
TPS650240: 0 = 1.0 V, 1 = 1.3 V
TPS650241: 0 = 0.9 V, 1 = 1.375 V
TPS650242: 0 = 1.0 V, 1 = 1.5 V
EN_DCDC1
EN_DCDC2
EN_DCDC3
20
19
18
I
I
I
VDCDC1 enable pin. A logic high enables the regulator, a logic low disables the regulator.
VDCDC2 enable pin. A logic high enables the regulator, a logic low disables the regulator.
VDCDC3 enable pin. A logic high enables the regulator, a logic low disables the regulator.
LDO REGULATOR SECTION
VINLDO
15
16
14
17
24
12
11
10
I
O
O
I
Input voltage for LDO1 and LDO2
VLDO1
Output voltage of LDO1
VLDO2
Output voltage of LDO2
EN_LDO
EN_Vdd_alive
Vdd_alive
FB_LDO1
FB_LDO2
Enable input for LDO1 and LDO2. Logic high enables the LDOs, logic low disables the LDOs
Enable input for Vdd_alive LDO. Logic high enables the LDO, logic low disables the LDO
Output voltage for Vdd_alive
I
O
I
Feedback pin for LDO1
I
Feedback pin for LDO2
CONTROL AND I2C SECTION
MODE
23
I
Select between Power Safe Mode and forced PWM Mode for DCDC1, DCDC2 and DCDC3. In Power Safe
Mode PFM is used at light loads, PWM for higher loads. If PIN is set to high level, forced PWM Mode is
selected. If Pin has low level, then Device operates in Power Safe Mode.
PWRFAIL
21
O
I
Open drain output. Active low when PWRFAIL comparator indicates low VBAT condition.
Input for the comparator driving the /PWRFAIL output
PWRFAIL_SNS 30
10
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
FUNCTIONAL BLOCK DIAGRAM
TPS650240
1R
VCC
Vbat
Vbat
1mF
VINDCDC1
L1
3.3V or 2.8V
DCDC1 (I/O)
2.2mH
10mF
VDCDC1
R1
R2
22 mF
STEP-DOWN
CONVERTER
1000 mA
DEFDCDC1
PGND1
EN_DCDC1
VINDCDC2
ENABLE
2.5V or 1.8V
L2
Vbat
DCDC2
(memory)
2.2mH
10mF
R3
VDCDC2
DEFDCDC2
PGND2
22 mF
STEP-DOWN
CONVERTER
800 mA
EN_DCDC2
VINDCDC3
ENABLE
R4
1.0V or 1.3V
22mF
L3
Vbat
DCDC3 (core)
2.2uH
10mF
VDCDC3
STEP-DOWN
CONVERTER
800 mA
DEFDCDC3
EN_DCDC3
1.0V / 1.3V
ENABLE
PGND3
MODE
PWM / PFM
VIN_LDO
EN_LDO
VIN
VLDO1
VLDO1
R5
R6
2.2mF
200 mA LDO
ENABLE
VLDO2
VLDO2
2.2mF
R7
R8
200 mA LDO
EN_Vdd_aliv
e
ENABLE
Vdd_alive
1.2 V
VLDO3
30 mA LDO
VCC
Vbat
2.2mF
R9
I/O voltage
R19
PWRFAIL _SNS
-
PWRFAIL
R10
+
Vref = 1 V
AGND1
AGND2
11
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
TYPICAL CHARACTERISTICS
Parameter Measurement Information
Graphs were taken using the EVM with the following inductor/output capacitor combinations:
CONVERTER
INDUCTOR
OUTPUT CAPACITOR
OUTPUT CAPACITOR
VALUE
DCDC1
DCDC2
DCDC3
VLCF4020-3R3
VLCF4020-2R2
LPS3010-222
C2012X5R0J226M
C2012X5R0J226M
C2012X5R0J226M
22 μF
22 μF
22 μF
Table of Graphs
FIGURE
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
η
η
η
η
η
η
Efficiency VDCDC1
vs Load current PWM/PFM; Vout = 3.3 V
vs Load current PWM; Vout = 3.3 V
vs Load current PWM/PFM; Vout = 1.8 V
vs Load current PWM; Vout = 1.8 V
vs Load current PWM/PFM; Vout = 1.3 V
vs Load current PWM; Vout = 1.3 V
Efficiency VDCDC1
Efficiency VDCDC2
Efficiency VDCDC2
Efficiency VDCDC3
Efficiency VDCDC3
Line transient response VDCDC1
Line transient response VDCDC2
Line transient response VDCDC3
Load transient response VDCDC1
Load transient response VDCDC2
Load transient response VDCDC3
Output voltage ripple DCDC2; PFM mode
Output voltage ripple DCDC2; PWM mode
Load regulation for Vdd_alive
Start-up VDCDC1 to VDCDC3
Start-up LDO1 and LDO2
12
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DCDC1: EFFICIENCY
vs
OUTPUT CURRENT
DCDC1: EFFICIENCY
vs
OUTPUT CURRENT
100
90
100
90
T
= 25°C,
A
V
= 3.3 V,
O
PWM Mode
V = 3.8 V
I
V = 4.2 V
I
80
70
80
70
60
50
V = 5 V
I
60
50
40
30
V = 3.8 V
I
V = 4.2 V
I
40
30
V = 5 V
I
T
= 25°C,
20
20
10
A
V
= 3.3 V,
O
PFM/PWM Mode
10
0
0
0.1
1
10 100
- Output Current - mA
1k
10k
0.1
1
10 100
- Output Current - mA
1k
10k
I
I
O
O
Figure 1.
Figure 2.
DCDC2: EFFICIENCY
vs
OUTPUT CURRENT
DCDC2: EFFICIENCY
vs
OUTPUT CURRENT
V = 2.5 V
I
V = 3.8 V
I
V = 3.8 V
I
V = 4.2 V
I
V = 2.5 V
V = 4.2 V
I
I
V = 5 V
I
V = 5 V
I
= 25oC
= 1.8 V
T
= 25oC
= 1.8 V
T
A
A
V
V
O
PWM Mode
O
PWM / PFM Mode
0.01
0.1
1
10
100
1 k
10 k
0.01
0.1
1
10
100
1 k
10 k
I
- Output Current - mA
I
- Output Current - mA
O
O
Figure 3.
Figure 4.
13
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DCDC3: EFFICIENCY
vs
OUTPUT CURRENT
DCDC3: EFFICIENCY
vs
OUTPUT CURRENT
100
90
100
T
= 25°C,
A
T
= 25°C,
A
V
= 1.5 V,
90
80
70
60
50
O
PWM/PFM Mode
V
= 1.5 V,
O
PWM Mode
80
70
60
50
V = 2.5 V
I
V = 3 V
I
V = 2.5 V
I
V = 3.8 V
I
V = 3 V
I
V = 4.2 V
I
V = 3.8 V
I
V = 5 V
I
40
30
40
30
V = 4.2 V
I
20
20
V = 5 V
I
10
0
10
0
0.01
1 10
- Output Current - mA
100
1k
0.1
0.1
0.01
1
10
- Output Current - mA
100
1k
I
O
I
O
Figure 5.
Figure 6.
VDCDC1 LINE TRANSIENT RESPONSE
VDCDC2 LINE TRANSIENT RESPONSE
Ch1 = V
I
Ch1 = V
I
Ch2 = V
O
Ch2 = V
O
I
= 100 mA
O
I
= 100 mA
O
V = 3 V to 4 V
I
V = 3.8 V to 4.5 V
I
V
= 1.8 V
O
V
= 3.3 V
O
PWM Mode
Figure 7.
Figure 8.
14
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
VDCDC3 LINE TRANSIENT RESPONSE
VDCDC1 LOAD TRANSIENT RESPONSE
Ch1 = V
I
Ch1 = V
I
Ch2 = V
O
Ch2 = V
O
I
= 100 mA
I = 160 mA to 14000 mA
O
O
V = 3 V to 4 V
V = 3.3 V
I
I
V
= 1.375 V
V
= 4.2 V
O
O
Figure 9.
Figure 10.
VDCDC2 LOAD TRANSIENT RESPONSE
VDCDC3 LOAD TRANSIENT RESPONSE
Ch4 = I
O
Ch4 = I
O
Ch2 = V
O
Ch2 = V
O
I
= 80 mA to 720 mA
= 1.375 V
O
V
I
= 100 mA to 900 mA
= 1.8 V
O
O
V
O
Figure 11.
Figure 12.
15
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
VDCDC2 OUTPUT VOLTAGE RIPPLE
VDCDC2 OUTPUT VOLTAGE RIPPLE
I
= 1 mA
T
= 25oC
A
V = 3.8 V
O
V = 3.8 V
I
I
V
I
= 1.8 V
V
= 1.8 V
O
O
PFM Mode
= 1 mA
= 25oC
O
T
A
PWM Mode
Figure 13.
Figure 14.
VDD_ALIVE OUTPUT VOLTAGE
vs
OUTPUT CURRENT
STARTUP VDCDC1, VDCDC2, VDCDC3
1.26
1.24
1.22
ENABLE
V
= 3.6 V
CC
VDCDC1
1.2
VDCDC2
VDCDC3
1.18
1.16
1.14
0
5
10
15
20
25
30 35
40
45
I
- Output Current - mA
O
Figure 15.
Figure 16.
16
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
STARTUP LDO1 AND LDO2
ENABLE
LDO1
LDO2
Figure 17.
DETAILED DESCRIPTION
STEP-DOWN CONVERTERS, VDCDC1, VDCDC2 AND VDCDC3
The TPS65024x incorporate three synchronous step-down converters operating typically at 2.25MHz fixed
frequency PWM (Pulse Width Modulation) at moderate to heavy load currents. At light load currents the
converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation).
VDCDC1 delivers up to 1.6A, VDCDC2 is capable of delivering up to 1.0A of output current while the VDCDC3
converter is capable of delivering up to 800mA.
The converter output voltages can be programmed via the DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins. The
pins can either be connected to GND, VCC or to a resistor divider between the output voltage and GND. The
VDCDC1 converter defaults to 2.80V or 3.3V depending on the DEFDCDC1 configuration pin, if DEFDCDC1 is
tied to ground the default is 2.80V, if it is tied to VCC the default is 3.3V. When the DEFDCDC1 pin is connected
to a resistor divider, the output voltage can be set in the range of 0.6V to VINDCDC1 V. Reference the section
on Output Voltage Selection for details on setting the output voltage range.
The VDCDC2 converter defaults to 1.8V or 2.5V depending on the DEFDCDC2 configuration pin, if DEFDCDC2
is tied to ground the default is 1.8V, if it is tied to VCC the default is 2.5V. When the DEFDCDC2 pin is
connected to a resistor divider, the output voltage can be set in the range of 0.6V to VINDCDC2 V.
The VDCDC3 converter defaults to 1.0V or 1.3V for the TPS650240 depending on the DEFDCDC3 configuration
pin, if DEFDCDC3 is tied to ground the default is 1.0V, if it is tied to VCC the default is 1.3V. The DEFDCDC3
pin can not be connected to a resistor divider. In opposition to DEFDCDC1 and DEFDCDC2, the DEFDCDC3
pin can be used to change the core voltage during operation by changing its logic level from HIGH to LOW or
vice versa. TPS650241 and TPS650242 allow different voltages for the VDCDC3 converter. Reference Table 4
for the TPS650240, TPS650241 and TPS650242 default voltage options.
17
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DETAILED DESCRIPTION (continued)
During PWM operation the converters use a unique fast response voltage mode controller scheme with input
voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output
capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is
turned on and the inductor current ramps up until the comparator trips and the control logic will turn off the
switch. The current limit comparator will also turn off the switch in case the current limit of the P-channel switch
is exceeded. After the adaptive dead time used to prevent shoot through current, the N-channel MOSFET
rectifier is turned on and the inductor current will ramp down. The next cycle will be initiated by the clock signal
again turning off the N-channel rectifier and turning on the P-channel switch.
The three DC-DC converters operate synchronized to each other, with the VDCDC1 converter as the master. A
180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3
switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for
a typical application where the VDCDC1 converter regulates a Li-Ion battery voltage of 3.7V to 3.3V, the
VDCDC2 converter from 3.7V to 2.5V and the VDCDC3 converter from 3.7V to 1.5V.
POWER SAVE MODE OPERATION
As the load current decreases, the converters will enter Power Save Mode operation. During Power Save Mode
the converters operate in a burst mode (PFM mode) with a frequency between 1.125MHz and 2.25MHz for one
burst cycle. However, the frequency between different burst cycles depends on the actual load current and is
typically far less than the switching frequency, with a minimum quiescent current to maintain high efficiency.
In order to optimize the converter efficiency at light load the average current is monitored and if in PWM mode
the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold
to enter Power Save Mode can be calculated as follows:
VINDCDC 1
I
+
PFMDCDC1enter
24 W
VINDCDC 2
I
+
PFMDCDC2enter
26 W
VINDCDC 3
+
I
PFMDCDC3leave
39 W
(1)
During the Power Save Mode the output voltage is monitored with a comparator and by maximum skip burst
width. As the output voltage falls below the threshold, set to the nominal Vout, the P-channel switch will turn on
and the converter effectively delivers a constant current as defined below.
VINDCDC 1
I
+
+
+
PFMDCDC1leave
18 W
VINDCDC 2
I
PFMDCDC2leave
20 W
VINDCDC 3
I
PFMDCDC3enter
29 W
(2)
If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the
other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output
voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to
PWM mode if either of the following conditions are met:
1. the output voltage drops 2% below the nominal Vo due to increased load current
2. the PFM burst time exceeds 16 × 1/fs (7.1 μs typical)
These control methods reduce the quiescent current to typically 14μA per converter, and the switching activity to
a minimum thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal
output voltage at light load current will result in a very low output voltage ripple. The ripple depends on the
comparator delay and the size of the output capacitor; increasing capacitor values will make the output ripple
tend to zero. The Power Save Mode can be disabled by pulling the MODE pin high. This will forced all DCDC
converters into fixed frequency PWM mode.
18
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DETAILED DESCRIPTION (continued)
SOFT START
Each of the three converters has an internal soft start circuit that limits the inrush current during start-up. The
soft start is realized by using a very low current to initially charge the internal compensation capacitor. The soft
start time is typically 750μs if the output voltage ramps from 5% to 95% of the final target value. If the output is
already pre-charged to some voltage when the converter is enabled, then this time is reduced proportionally.
There is a short delay of typically 170μs between the converter being enabled and switching activity actually
starting. This is to allow the converter to bias itself properly, to recognize if the output is pre-charged, and if so to
prevent discharging of the output whilst the internal soft start ramp catches up with the output voltage.
100% DUTY CYCLE LOW DROPOUT OPERATION
The TPS65024x converters offer a low input to output voltage difference while still maintaining operation with the
use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly
useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole
battery voltage range. The minimum input voltage required to maintain DC regulation depends on the load
current and output voltage and can be calculated as:
ǒRDSon
LǓ
Vin
+ Vout
) Iout
) R
max
max
min
min
(3)
With:
Ioutmax = maximum load current (Note: ripple current in the inductor is zero under these conditions)
RDSonmax = maximum P-channel switch RDSon
RL = DC resistance of the inductor
Voutmin = nominal output voltage minus 2% tolerance limit
LOW DROPOUT VOLTAGE REGULATORS
The low dropout voltage regulators are designed to operate well with low value ceramic input and output
capacitors. They operate with input voltages down to 1.5V. The LDOs offer a maximum dropout voltage of
300mV at rated output current. Each LDO sports a current limit feature. Both LDOs are enabled by the EN_LDO
pin. The LDOs also have reverse conduction prevention. This allows the possibility to connect external
regulators in parallel in systems with a backup battery. The TPS65024x step-down and LDO voltage regulators
automatically power down when the Vcc voltage drops below the UVLO threshold or when the junction
temperature rises above 160°C.
UNDERVOLTAGE LOCKOUT
The undervoltage lockout circuit for the five regulators on the TPS65024x prevents the device from
malfunctioning at low input voltages and from excessive discharge of the battery. It disables the converters and
LDOs. The UVLO circuit monitors the VCC pin, the threshold is set internally to 2.35V with 5% (120mV)
hysteresis. Note that when any of the DC-DC converters are running there is an input current at the VCC pin,
which can be up to 3mA when all three converters are running in PWM mode. This current needs to be taken
into consideration if an external RC filter is used at the VCC pin to remove switching noise from the TPS65024x
internal analog circuitry supply. See the Vcc-Filter section for details on the external RC filter.
POWER-UP SEQUENCING
The TPS65024x power-up sequencing is designed to be entirely flexible and customer driven; this is achieved
simply by providing separate enable pins for each switch-mode converter and a common enable signal for LDO1
and LDO2. The relevant control pins are described in Table 1.
Table 1. Control Pins for DCDC Converters
PIN NAME
INPUT/
FUNCTION
OUTPUT
DEFDCDC3
DEFDCDC2
I
I
Defines the default voltage of the VDCDC3 switching converter. See table 4 for details
Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2=0 defaults VDCDC2 to 1.8V,
DEFDCDC2=VCC defaults VDCDC2 to 2.5V.
19
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
DETAILED DESCRIPTION (continued)
Table 1. Control Pins for DCDC Converters (continued)
PIN NAME
INPUT/
FUNCTION
OUTPUT
DEFDCDC1
I
Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1=0 defaults VDCDC1 to 2.80V,
DEFDCDC1=VCC defaults VDCDC1 to 3.3V.
EN_DCDC3
EN_DCDC2
EN_DCDC1
I
I
I
Set EN_DCDC3=0 to disable or EN_DCDC3=1 to enable the VDCDC3 converter
Set EN_DCDC2=0 to disable or EN_DCDC2=1 to enable the VDCDC2 converter
Set EN_DCDC1=0 to disable or EN_DCDC1=1 to enable the VDCDC1 converter
PWRFAIL
The PWRFAIL signal is generated by a voltage detector at the PWRFAIL_SNS input. The input signal is
compared to a 1V threshold (falling edge) with 5% (50mV) hysteresis. PWRFAIL is an open drain output which is
actively low when the input voltage at PWRFAIL_SNS is below the threshold.
DESIGN PROCEDURE
Inductor Selection for the dcdc Converters
The three converters operate with 2.2uH output inductor. Larger or smaller inductor values can be used to
optimize performance of the device for specific conditions. The selected inductor has to be rated for its dc
resistance and saturation current. The dc resistance of the inductor will influence directly the efficiency of the
converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency.
For a fast transient response, a 2.2μH inductor in combination with a 22μF output capacitor is recommended.
For an output voltage above 2.8V, an inductor value of 3.3μH minimum is required. Lower values will result in an
increased output voltage ripple in PFM mode. The minimum inductor value is 1.5μH, but an output capacitor of
22μF minimum is needed in this case.
Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the
inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is
recommended because during heavy load transient the inductor current rises above the calculated value.
Vout
Vin
L ƒ
1 *
DI
L
DI + Vout
I
+ I
)
outmax
L
Lmax
2
(4)
With:
f = Switching Frequency (2.25 MHz typical)
L = Inductor Value
ΔIL = Peak-to-Peak inductor ripple current
ILmax = Maximum Inductor current
The highest inductor current will occur at maximum Vin.
Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents
versus a comparable shielded inductor.
A more conservative approach is to select the inductor current rating just for the maximum switch current of the
corresponding converter. Consideration must be given to the difference in the core material from inductor to
inductor which has an impact on the efficiency especially at high switching frequencies. See Table 2 and the
typical applications for possible inductors.
20
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
Table 2. Tested Inductors
INDUCTOR
COMPONENT
DEVICE
TYPE
VALUE
3.3 μH
2.2 μH
3.3 μH
2.2 μH
2.2 μH
2.2 μH
2.2 μH
SUPPLIER
Coilcraft
Coilcraft
TDK
LPS3015-332 (output current up to 1A)
LPS3015-222 (output current up to 1A)
VLCF4020T-3R3N1R5
VLCF4020T-2R2N1R7
LPS3010-222
TDK
Coilcraft
Coilcraft
TDK
DCDC3 converter
LPS3015-222
VLCF4020-2R2
Output Capacitor Selection
The advanced Fast Response voltage mode control scheme of the inductive converters implemented in the
TPS65024x allow the use of small ceramic capacitors with a typical value of 10uF for each converter, without
having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low
ESR values have the lowest output voltage ripple and are recommended. Refer to Table 3 for recommended
components.
If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application
requirements. Just for completeness the RMS ripple current is calculated as:
Vout
1 *
Vin
1
I
+ Vout
RMSCout
Ǹ
L ƒ
2 3
(5)
At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is
the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and
discharging the output capacitor:
Vout
1 *
Vin
1
ǒ
) ESRǓ
DVout + Vout
L ƒ
8 Cout ƒ
(6)
Where the highest output voltage ripple occurs at the highest input voltage Vin.
At light load currents the converters operate in Power Save Mode and the output voltage ripple is dependent on
the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external
capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.
Input Capacitor Selection
Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is
required for best input voltage filtering and minimizing the interference with other circuits caused by high input
voltage spikes. Each dcdc converter requires a 10uF ceramic input capacitor on its input pin VINDCDCx. The
input capacitor can be increased without any limit for better input voltage filtering. The Vcc pin should be
separated from the input for the DC/DC converters. A filter resistor of up to 10R and a 1μF capacitor should be
used for decoupling the Vcc pin from switching noise. Note that the filter resistor may affect the UVLO threshold
since up to 3mA can flow via this resistor into the Vcc pin when all converters are running in PWM mode.
Table 3. Possible Capacitors
CAPACITOR
VALUE
CASE SIZE
COMPONENT SUPPLIER
COMMENTS
22 μF
22 μF
22 μF
22 μF
10 μF
10 μF
1206
1206
0805
0805
0805
0805
TDK
C3216X5R0J226M
Ceramic
Ceramic
Ceramic
Ceramic
Ceramic
Ceramic
Taiyo Yuden JMK316BJ226ML
TDK C2012X5R0J226MT
Taiyo Yuden JMK212BJ226MG
Taiyo Yuden JMK212BJ106M
TDK
C2012X5R0J106M
21
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
Output Voltage Selection
The DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins are used to set the output voltage for each step-down
converter. See Table 4 for the default voltages if the pins are pulled to GND or to Vcc.
Table 4. Voltage Options
PIN
LEVEL
VCC
GND
VCC
GND
VCC
GND
VCC
GND
VCC
GND
DEFAULT OUTPUT VOLTAGE
DEFDCDC1
DEFDCDC2
DEFDCDC3
all versions
all versions
TPS650240
TPS650241
TPS650242
3.3 V
2.80 V
2.5 V
1.8 V
1.3 V
1.0 V
1.375 V
0.9 V
1.5 V
1.0 V
If a different voltage is needed, an external resistor divider can be added to the DEFDCDC1 or DEFDCDC2 pin
as shown below:
10 R
V
V
bat
CC
1 mF
VDCDC1
L1
V
VINDCDC1
OUT
L
C
IN
C
OUT
R1
R2
EN_DCDC1
AGND
DEFDCDC1
PGND
When a resistor divider is connected to DEFDCDC1 or DEFDCDC2, the output voltage can be set from 0.6V up
to the input voltage Vbat. The total resistance (R1+R2) of the voltage divider should be kept in the 1MR range in
order to maintain a high efficiency at light load.
VDEFDCDCx = 0.6V
V
R1 ) R2
OUT
V
+ V
DEFDCDCx
ǒ Ǔ* R2
R1 + R2
OUT
R2
V
DEFDCDCx
Voltage Change on VDCDC3
The output voltage of VDCDC3 can be changed during operation from e.g. 1.0V to 1.3V (TPS650240) and back.
While the output voltage at VDCDC1 and VDCDC2 is fixed after the device exited undervoltage lockout (UVLO),
the status of the DEFDCDC3 pin is sensed during operation and the voltage is changed as soon as the logic
level on this pin changes from low to high or vice versa. Therefore it is not possible to connect a resistor divider
to DEFDCDC3 and set a voltage different from the predefined voltages.
22
Submit Documentation Feedback
TPS650240
TPS650241
TPS650242
www.ti.com
SLVS774–JUNE 2007
Vdd_alive Output
The Vdd_alive LDO is typically connected to the Vdd_alive input of the Samsung application processor. It
provides an output voltage of 1.2V at 30mA. It is recommended to add a capacitor of 2.2μF minimum to the
Vdd_alive pin. The LDO can be disabled by pulling the EN_Vdd_alive pin to GND.
LDO1 and LDO2
The LDOs in TPS65024x are general purpose LDOs which are stable using ceramics capacitors. The minimum
output capacitor required is 2.2μF. The LDOs output voltage can be changed to different voltages between 1.0V
and Vin using an external resistor divider. Therefore they can also be used as general purpose LDOs in the
application. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to
connect the lowest voltage available in the system and therefore providing the highest efficiency.
The total resistance (R5+R6) of the voltage divider should be kept in the 1MR range in order to maintain a high
efficiency at light load. VFBLDOx= 1.0V.
V
R5 ) R6
OUT
V
+ V
FBLDOx
ǒ Ǔ* R6
R5 + R6
OUT
R6
V
FBLDOx
Vcc-Filter
An RC filter connected at the Vcc input is used to keep noise from the internal supply for the bandgap and other
analog circuitry. A typical value of 1R and 1μF is used to filter the switching spikes, generated by the DCDC
converters. A larger resistor than 10R should not be used because the current into Vcc of up to 2.5mA will cause
a voltage drop at the resistor causing the undervoltage lockout circuitry connected at Vcc internally to switch off
too early.
23
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
23-Jul-2007
PACKAGING INFORMATION
Orderable Device
TPS650240RHBR
TPS650240RHBRG4
TPS650240RHBT
TPS650240RHBTG4
TPS650241RHBR
TPS650241RHBRG4
TPS650241RHBT
TPS650241RHBTG4
TPS650242RHBR
TPS650242RHBRG4
TPS650242RHBT
TPS650242RHBTG4
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
QFN
RHB
32
32
32
32
32
32
32
32
32
32
32
32
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
QFN
QFN
QFN
QFN
QFN
QFN
QFN
QFN
QFN
QFN
QFN
RHB
RHB
RHB
RHB
RHB
RHB
RHB
RHB
RHB
RHB
RHB
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
23-Jul-2007
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
2-Jul-2007
TAPE AND REEL INFORMATION
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
2-Jul-2007
Device
Package Pins
Site
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) (mm) Quadrant
(mm)
330
180
330
180
330
180
(mm)
12
TPS650240RHBR
TPS650240RHBT
TPS650241RHBR
TPS650241RHBT
TPS650242RHBR
TPS650242RHBT
RHB
RHB
RHB
RHB
RHB
RHB
32
32
32
32
32
32
MLA
MLA
MLA
MLA
MLA
MLA
5.3
5.3
5.3
5.3
5.3
5.3
5.3
5.3
5.3
5.3
5.3
5.3
1.5
1.5
1.5
1.5
1.5
1.5
8
8
8
8
8
8
12
12
12
12
12
12
Q2
Q2
Q2
Q2
Q2
Q2
12
12
12
12
12
TAPE AND REEL BOX INFORMATION
Device
Package
Pins
Site
Length (mm) Width (mm) Height (mm)
TPS650240RHBR
TPS650240RHBT
TPS650241RHBR
TPS650241RHBT
TPS650242RHBR
TPS650242RHBT
RHB
RHB
RHB
RHB
RHB
RHB
32
32
32
32
32
32
MLA
MLA
MLA
MLA
MLA
MLA
346.0
190.0
346.0
190.0
346.0
190.0
346.0
212.7
346.0
212.7
346.0
212.7
29.0
31.75
29.0
31.75
29.0
31.75
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
2-Jul-2007
Pack Materials-Page 3
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties
may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Amplifiers
Data Converters
DSP
Applications
Audio
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/audio
Automotive
Broadband
Digital Control
Military
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
interface.ti.com
logic.ti.com
Logic
Power Mgmt
Microcontrollers
RFID
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lpw
Telephony
Low Power
Wireless
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated
相关型号：
TPS650241-Q1
POWER MANAGEMENT ICs FOR Li-ION POWERED SYSTEMSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241QRHBRQ1
POWER MANAGEMENT ICs FOR Li-ION POWERED SYSTEMSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241RHB
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241RHBR
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241RHBRG4
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241RHBT
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650241RHBTG4
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650242
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650242RHB
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650242RHBR
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650242RHBRG4
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
TPS650242RHBT
Power Management ICs for Li-Ion Powered SystemsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
TI
©2020 ICPDF网 联系我们和版权申明