TPS929120-Q1_V01 [TI]
TPS929120-Q1 12-Channel Automotive 40-V High-Side LED Driver With FlexWire Interface;型号: | TPS929120-Q1_V01 |
厂家: | TEXAS INSTRUMENTS |
描述: | TPS929120-Q1 12-Channel Automotive 40-V High-Side LED Driver With FlexWire Interface |
文件: | 总167页 (文件大小:5510K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
TPS929120-Q1 12-Channel Automotive 40-V High-Side LED Driver With FlexWire Interface
1 Features
2 Applications
1
•
AEC-Q100-qualified for automotive applications:
Temperature grade 1: –40°C to +125°C, TA
Functional safety capable
•
•
•
•
Automotive exterior rear light
Automotive exterior headlight
Automotive interior ambient light
Automotive cluster display
–
•
–
Documentation available to aid functional
safety system design
3 Description
•
12-Channel precision high-side current output:
With increasing demand for animation in automotive
lighting, LEDs must be controlled independently.
Therefore, LED drivers with digital interfaces are
essential to effectively drive pixel-controlled lighting
applications. In exterior lighting, multiple lamp
functions are typically located on different PCB
boards with off-board wires connected to each other.
It is difficult for a traditional single-ended interface to
meet the strict EMC requirements. By using an
industrial-standard CAN physical layer, the UART-
based FlexWire interface of the TPS929120-Q1
easily accomplishes long distance off-board
communication without impacting EMC.
–
–
–
–
Supply voltage 4.5 V to 40 V
Up to 75 mA channel current set by resistor
2-Bit global, 6-bit independent current setting
High current accuracy < ±5% at 5 mA to 75
mA
–
–
–
–
–
High current accuracy < ±10% at 1 mA
Low voltage drop 500 mV at 50 mA
12-Bit independent PWM dimming
Programmable PWM frequency up to 20 kHz
Linear and exponential dimming method
•
•
FlexWire control interface
The TPS929120-Q1 is a 12-channel, 40-V high-side
LED driver that controls the 8-bit output current and
12-bit PWM duty cycles. The device meets multiple
regulation requirements with LED open-circuit, short-
to-ground, and single LED short-circuit diagnostics. A
configurable watchdog also automatically sets fail-
safe states when the MCU connection is lost, and,
with programmable EEPROM, TPS929120-Q1 can
flexibly be set for different application scenarios.
–
–
–
–
Up to 1-MHz clock frequency
Maximum 16 devices on one FlexWire bus
Up to 8 bytes data transaction in one frame
5-V LDO output to supply CAN transceiver
Diagnostic and protection:
–
–
–
–
–
–
–
–
–
Programmable fail-safe state
LED open-circuit detection
Device Information(1)
LED short-circuit detection
PART NUMBER
PACKAGE
BODY SIZE (NOM)
Single-LED short-circuit diagnostic
Programmable low-supply detection
Open-drain ERR for fault indication
Watchdog and CRC for FlexWire interface
8-Bit ADC for pin voltage measurement
Overtemperature protection
TPS929120-Q1
HTSSOP (24)
7.80 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Diagram
TPS929120-Q1
RX
VLDO
GND
TX
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
RX
CAN
Transceiver
(optional)
CANH
CANL
TX
ERR
SUPPLY
SUPPLY
FS
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
REF
GND
GND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Table of Contents
7.5 Programming........................................................... 36
7.6 Register Maps......................................................... 44
Application and Implementation ...................... 153
8.1 Application Information.......................................... 153
8.2 Typical Application ............................................... 153
Power Supply Recommendations.................... 157
1
2
3
4
5
6
Features.................................................................. 1
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 5
6.5 Electrical Characteristics........................................... 5
6.6 Timing Requirements................................................ 7
6.7 Typical Characteristics.............................................. 8
Detailed Description ............................................ 13
7.1 Overview ................................................................. 13
7.2 Functional Block Diagram ....................................... 14
7.3 Feature Description................................................. 14
7.4 Device Functional Modes........................................ 32
8
9
10 Layout................................................................. 157
10.1 Layout Guidelines ............................................... 157
10.2 Layout Example .................................................. 157
11 Device and Documentation Support ............... 158
11.1 Receiving Notification of Documentation
Updates.................................................................. 158
11.2 Support Resources ............................................. 158
11.3 Trademarks......................................................... 158
11.4 Electrostatic Discharge Caution.......................... 158
11.5 Glossary.............................................................. 158
7
12 Mechanical, Packaging, and Orderable
Information ......................................................... 158
4 Revision History
Changes from Original (April 2019) to Revision A
Page
•
Change from Advance Information to Production Data ......................................................................................................... 1
2
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
5 Pin Configuration and Functions
PWP Package
24- Pin HTSSOP With PowerPAD™
Top View
RX
VLDO
1
24
23
22
21
20
19
18
17
16
15
14
13
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
2
GND
3
TX
4
ERR
5
SUPPLY
SUPPLY
FS
6
Thermal
Pad
7
8
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
REF
9
10
11
12
Not to scale
Pin Functions
PIN
NAME
I/O
DESCRIPTION
NO.
1
RX
VLDO
GND
TX
I
FlexWire RX
2
Power
5-V regulator output
Device ground
3
GND
O
4
FlexWire TX
5
ERR
SUPPLY
FS
I/O
Open-drain error output
Power supply
6, 7
8
Power
I
Fail-safe state selection. 0: Fail-safe state 0 ; 1: Fail-safe state 1
Function as device address 2 in external address mode; Function as PWM clock input
internal address mode when CONF_EXTCLK is 1.
9
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
I
I
I
Function as device address 1 in external address mode; Function as PWM input channel for
OUT6-11 in internal address mode.
10
11
Function as device address 0 in external address mode; Function as PWM input channel for
OUT0-5 in internal address mode.
12
13
14
15
16
17
18
19
20
21
22
23
24
REF
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
I/O
O
O
O
O
O
O
O
O
O
O
O
O
Device reference current setting, EEPROM programming chip-selection input
Output channel 0
Output channel 1
Output channel 2
Output channel 3
Output channel 4
Output channel 5
Output channel 6
Output channel 7
Output channel 8
Output channel 9
Output channel 10
Output channel 11
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
MAX
UNIT
SUPPLY
FS
Device supply voltage
High-voltage input
–0.3
45
V
V
V
V
–0.3 V(SUPPLY) + 0.3
–0.3 V(SUPPLY) + 0.3
OUT0 - 11
ERR
High-voltage outputs
High-voltage output
–0.3
22
ADDR2/CLK,
ADDR1/PWM1,
ADDR0/PWM0,
REF, RX
Low-voltage input
–0.3
5.5
V
VCC, TX
TJ
Low-voltage output
Junction temperature
Storage temperature
–0.3
–40
–65
5.5
150
150
V
°C
°C
Tstg
(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE UNIT
Human body model (HBM), per AEC Q100-002(1)
±2000
±750
±500
Corner pins (RX, REF, OUT0,
V(ESD)
Electrostatic discharge
V
Charged device model (CDM), per
AEC Q100-011
OUT11)
Other pins
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
4.5
0.5
0
NOM
MAX
UNIT
V
SUPPLY
IOUT0-IOUT11
FS
Device supply voltage
Channel output current
External fail-safe selection input
FlexWire TX output
36
75
mA
V
V(SUPPLY)
TX
0
5
5
V
RX
FlexWire RX input
0
V
VLDO
I(VLDO)
Internal 5V LDO output
LDO external current load
0
5
V
0
80
mA
ADDR2/CLK,
ADDR1/PWM1,
ADDR0/PWM0
Device address selection and external CLK/PWM inputs
0
5
V
REF
ERR
t(r_RX)
t(f_RX)
fCLK
Current reference setting
Error feedback open-drain output
RX risetime
0
0
5
20
V
V
5%/fCLK
5%/fCLK
1000
55
RX falltime
FlexWire frequency
10
45
kHz
%
DSYNC
TA
Synchronization pulse dutycycle
Ambient temperature
Junction temperature
50
–40
–40
125
°C
°C
TJ
150
4
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
6.4 Thermal Information
TPS929120-Q1
THERMAL METRIC(1)
HTSSOP (PWP)
UNIT
24 PINS
35
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
26.1
13.7
0.4
ΨJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
ΨJB
13.6
2.4
RθJC(bot)
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.5 Electrical Characteristics
TJ = –40°C to 150°C, V(SUPPLY) = 5-40 V, For digital outputs, C(LOAD) = 20 pF, (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
BIAS
V(SUPPLY)
Operating input voltage
4.5
12
40
10
V
V(SUPPLY) = 12V, R(REF) =31.6kΩ, all-
output ON
IQ(ON)
Quiescent current, all-channels-on
mA
V(SUPPLY) = 12V, R(REF) = 31.6kΩ, all-
output OFF
IQ(OFF)
I(FAULT)
Quiescent current, all-channels-off
3.5
mA
mA
Quiescent current, fail-safe state fault
mode
V(SUPPLY) = 12V, fail-safe state, all-
output OFF, ERR = LOW
2.5
2.85
V(POR_rising)
V(POR_falling)
Power-on-reset rising threshold
Power-on-reset falling threshold
4
4.2
4
4.4
4.2
V
V
3.8
V(SUPPLY) > 5.6V, I(LDO) = 40mA,
CONF_LDO = 0b
4.75
4.18
5
5.25
V
V
V(LDO)
LDO output voltage
V(SUPPLY) > 5.6V, I(LDO) = 40mA,
CONF_LDO = 1b
4.4
4.62
80
I(LDO)
LDO output current capability
LDO output current limit
mA
mA
V
I(LDO_LIMIT)
100
V(LDO_DROP)
V(LDO_DROP)
V(LDO_POR_rising)
V(LDO_POR_falling)
LDO maximum dropout voltage
LDO maximum dropout voltage
LDO power-on-reset rising threshold
LDO power-on-reset falling threshold
I(LDO) = 80mA
I(LDO) = 50mA
0.5
0.3
3
0.9
0.6
3.25
3
V
2.75
2.5
V
2.75
V
Supported LDO loading capacitance
range
C(LDO)
1
10
µF
f(OSC)
Internal oscillator frequency
-2.5%
32.15
+2.5%
MHz
ERR
VIL(ERR)
VIH(ERR)
I(pd_ERR)
Ilkg(ERR)
Input logic low voltage, ERR
Input logic high voltage, ERR
ERR pull-down current capability
ERR leakage current
0.7
V
V
2
3
V(ERR) = 0.4V
6
9
1
mA
µA
FLEXWIRE INTERFACE
VIL(RX)
Input logic low voltage, RX
0.7
V
V
VIH(RX)
Input logic high voltage, RX
Low-level output voltage TX,
High-level output voltage TX,
TX, RX
2
0
VOL(TX)
VOH(TX)
Ilkg
Isink = 5mA,
0.3
5
V
Isource = 5mA, Vpull-up = 5V
4.7
–1
V
1
µA
ADDRESS, FS
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Electrical Characteristics (continued)
TJ = –40°C to 150°C, V(SUPPLY) = 5-40 V, For digital outputs, C(LOAD) = 20 pF, (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
Input logic low voltage, ADDR2/CLK,
ADDR1/PWM1, ADDR0/PWM0, FS
VIL(IO)
VIH(IO)
0.7
V
V
Input logic high voltage, ADDR2/CLK,
ADDR1/PWM1, ADDR0/PWM0, FS
2
Internal pull down resistance,
ADDR2/CLK, ADDR1/PWM1,
ADDR0/PWM0
R(PD_ADDR)
100
100
kΩ
kΩ
R(PD_FS)
ADC
Internal pull down resistance, FS
DNL
Differential nonlinearity
Integral nonlinearity
–1(1)
–2(1)
1(1)
2(1)
LSB
LSB
INL
OUTPUT DRIVERS
f(PWM_200)
f(PWM_1000)
200Hz selection
200
Hz
Hz
1kHz selection
1000
R(REF) = 8.45kOhm,
CONF_REFRANGE = 11b, DC=63
–5
–5
–5
–5
–3
–3
–5
–7
0
0
5
5
5
5
3
3
5
7
R(REF) = 8.45kOhm,
CONF_REFRANGE = 10b, DC=63
Device-to-device accuracy ΔI(OUT_d2d)
= 1- Iavg(OUT) / Iideal(OUT)
ΔI(OUT_d2d)
%
R(REF) = 8.45kOhm,
CONF_REFRANGE = 01b, DC=63
0
R(REF) = 8.45kOhm,
CONF_REFRANGE = 00b, DC=63
0
R(REF) = 8.45kOhm,
CONF_REFRANGE = 11b, DC=63
0
R(REF) = 8.45kOhm,
CONF_REFRANGE = 10b, DC=31
0
Channel-to-channel accuracy
ΔI(OUT_c2c) = 1- I(OUTx) / Iavg(OUT)
ΔI(OUT_c2c)
%
R(REF) = 8.45kOhm,
CONF_REFRANGE = 01b, DC=15
0
R(REF) = 31.6kOhm,
CONF_REFRANGE = 01b, DC=12
0
R(REF) = 8.45kOhm,
CONF_REFRANGE = 11b, DC=63
I(OUT_75mA)
I(OUT_50mA)
I(OUT_20mA)
I(OUT_1mA)
75
50
20
1
mA
mA
mA
mA
R(REF) = 12.7kOhm,
CONF_REFRANGE = 11b, DC=63
R(REF) = 31.6kOhm,
CONF_REFRANGE = 11b, DC=63
R(REF) = 31.6kOhm,
CONF_REFRANGE = 01b, DC = 12
R(REF) = 8.45kOhm,
V(OUT_drop)
output dropout voltage
output dropout voltage
CONF_REFRANGE = 11b, DC=38,
I(OUTx) = 45mA
400
600
700
mV
mV
R(REF) = 8.45kOhm,
CONF_REFRANGE = 11b, DC=63,
I(OUTx) = 75mA
V(OUT_drop)
1000
R(REF)
1
0
50
kΩ
nF
V
C(REF)
4.7
V(REF)
1.235
512
256
128
64
K(REF_11)
K(REF_10)
K(REF_01)
K(REF_00)
CONF_REFRANGE = 11b
CONF_REFRANGE = 10b
CONF_REFRANGE = 01b
CONF_REFRANGE = 00b
(1) Guaranteed by design only
Submit Documentation Feedback
6
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Electrical Characteristics (continued)
TJ = –40°C to 150°C, V(SUPPLY) = 5-40 V, For digital outputs, C(LOAD) = 20 pF, (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
10
MAX UNIT
I(REF_OPEN_th)
µA
V
V(REF_SHORT_th)
DIAGNOSTICS
V(OPEN_th_rising)
V(OPEN_th_falling)
V(OPEN_th_hyst)
0.6
LED open rising threshold
LED open falling threshold
V(SUPPLY) - V(OUTx)
V(SUPPLY) - V(OUTx)
200
300
400
500
100
600
700
mV
mV
mV
Short-to-ground
rising threshold
V(SG_th_rising)
V(SG_th_falling)
V(SG_th_hyst)
0.8
1.1
0.9
1.2
0.3
1
V
V
V
Short-to-ground
falling threshold
1.3
Short-to-ground
hysteresis
EEPROM
N(EEP)
Number of programming cycles.
V(SUPPLY) = 12 V
1000
160
MISC
T(PRETSD)
T(PRETSD_HYS)
Pre-thermal warning threshold
Pre-thermal warning hysteresis
135
5
oC
oC
Over-temperature
protection threshold
T(TSD)
175
15
190
oC
oC
Over-temperature
protection hysteresis
T(TSD_HYS)
6.6 Timing Requirements
MIN
NOM
MAX
UNIT
µs
t(ODPW)
Diagnostics pulse-width, CONF_ODPW = 4h
time needed to complete one AD conversion
100
57
5
t(CONV)
µs
t(OPEN_deg)
t(SHORT_deg)
t(retry)
Open-circuit deglitch timer
Short-circuit deglitch timer
Fault retry timer
µs
5
µs
10
ms
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
6.7 Typical Characteristics
4
3.5
3
7.4
7.2
7
TA = 25 o
C
C
C
TA = 125 o
TA = -40 o
6.8
6.6
6.4
6.2
6
2.5
2
1.5
1
5.8
5.6
0
5
10
15
Supply Voltage (V)
20
25
30
35
40
0
10
20
30
40
50
60
70
80
90 100
REF Resistor (kW)
D001
D002
R(REF) = 8.35 kΩ
CONF_REFRANGE[1:0] = 3h
CONF_REFRANGE[1:0] = 3h
Figure 1. Fault Current vs Supply Voltage
Figure 2. Standby Current vs REF Resistor
80
75
70
65
60
55
50
45
40
35
30
25
20
15
10
5
105
90
75
60
45
30
15
0
TA = 25 o
C
C
C
I(OUT) = 5 mA
I(OUT) = 50 mA
I(OUT) = 75 mA
TA = 125 o
TA = -40 o
0
10
20
30
40
50
60
70
80
90 100
0
0.5
1
1.5
Dropout Voltage (V)
2
2.5
3
3.5
4
REF Resistor (kW)
D003
D004
CONF_IOUTx[5:0] = 3Fh
CONF_REFRANGE[1:0] = 3h
CONF_REFRANGE[1:0] = 3h
Figure 3. Output Full-range Current vs REF Resistor
Figure 4. Output Current vs Dropout Voltage
80
70
60
50
40
30
20
10
0
105
90
75
60
45
30
15
0
TA = 25 o
C
C
C
I(OUT) = 5 mA
I(OUT) = 50 mA
I(OUT) = 75 mA
TA = 125 o
TA = -40 o
0
0.5
1
1.5
Dropout Voltage (V)
2
2.5
3
3.5
4
0
5
10
15
Supply Voltage (V)
20
25
30
35
40
D005
D006
R(REF) = 12.6 kΩ
CONF_IOUTx[5:0] = 3Fh
CONF_REFRANGE[1:0] = 3h
Figure 6. Output Current vs Supply Voltage
Figure 5. Output Current vs Dropout Voltage
8
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Typical Characteristics (continued)
100
90
80
70
60
50
40
30
20
10
0
70
I(OUT) = 75 mA TA = 25 o
I(OUT) = 50 mA TA = 25 o
I(OUT) = 75 mA TA = 125 o
I(OUT) = 50 mA TA = 125 o
I(OUT) = 75 mA TA = -40 o
I(OUT) = 50 mA TA = -40 o
C
C
C
C
C
C
I(OUT) = 50 mA
60
50
40
30
20
10
0
0
8
16
24
32
IOUT[5:0]
40
48
56
64
0
32
64
96
128
PWMOUT[7:0]
160
192
224
256
D008
D007
R(REF) = 8.35 kΩ & 12.6 kΩ
CONF_REFRANGE[1:0] = 3h
R(REF) = 12.6 kΩ
CONF_IOUTx[5:0] = 3Fh
Figure 8. Output DC Current vs IOUT[5:0]
Figure 7. Average Current vs PWMOUT[7:0]
6
5.8
5.6
5.4
5.2
5
5.1
5.08
5.06
5.04
5.02
5
TA = 25 o
C
C
C
TA = 125 o
TA = -40 o
4.8
4.6
4.4
4.2
4
4.98
4.96
4.94
4.92
4.9
0
5
10
15
Supply Voltage (V)
20
25
30
35
40
0
10
20
30
LDO Output Current (mA)
40
50
60
70
80
D009
D010
Figure 9. LDO Output Line Regulation
Figure 10. LDO Output Load Regulation
Ch1 = V(SUPPLY)
Ch3 = V(OUT0)
Ch6 = I(OUT0)
Ch1 = V(SUPPLY)
Ch3 = V(OUT0)
Ch6 = I(OUT0)
Figure 11. PWM Dimming at 200 Hz
Figure 12. PWM Dimming at 2000 Hz
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Typical Characteristics (continued)
Ch1 = V(SUPPLY)
Ch3 = V(OUT0)
Ch6 = I(OUT0)
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
Figure 13. Supply Dimming In Fail-Safe Mode
Figure 14. Transient Undervoltage
Ch1 = V(SUPPLY)
Ch2 = ERR
Ch3 = V(OUT0)
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
Ch6 = I(OUT0)
Figure 15. Transient Overvoltage
Figure 16. Jump Start
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
Figure 17. Superimposed Alternating Voltage 15 Hz
Figure 18. Superimposed Alternating Voltage 1 kHz
10
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Typical Characteristics (continued)
Ch1 = V(SUPPLY)
Ch4 = V(LDO)
Ch2 = ERR
Ch3 = V(OUT0)
Ch1 = V(SUPPLY)
Ch4 = V(LDO)
Ch2 = ERR
Ch3 = V(OUT0)
Ch6 = I(OUT0)
Ch6 = I(OUT0)
Figure 19. Slow Decrease and Quick Increase of Supply
Voltage
Figure 20. Slow Decrease and Slow Increase of Supply
Voltage
Ch1 = V(SUPPLY)
Ch6 = I(LDO)
Ch2 = ERR
Ch4 = V(LDO)
0 to 80 mA
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
F(PWM) = 2 kHz
T(ODPW) = 100 µs
Figure 21. LDO Output Load Transient
Figure 22. LED Open-Circuit Detection In Normal Mode
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT0)
F(PWM) = 2 kHz
Ch1 = V(SUPPLY)
Ch6 = I(OUT5)
Ch2 = ERR
Ch3 = V(OUT5)
F(PWM) = 2 kHz
T(ODPW) = 100 µs
T(ODPW) = 100 µs
V(ADCSHORTTH) = 4 V
Figure 23. LED Short-Circuit Detection In Normal Mode
Figure 24. Single-LED Short-Circuit Detection In Normal
Mode
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Typical Characteristics (continued)
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT5)
F(PWM) = 2 kHz
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT5)
F(PWM) = 2 kHz
T(ODPW) = 100 µs
T(ODPW) = 100 µs
Figure 25. LED Open-Circuit Detection In FS Mode
Figure 26. LED Open-Circuit Recovery In FS Mode
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT5)
F(PWM) = 2 kHz
Ch1 = V(SUPPLY)
Ch6 = I(OUT0)
Ch2 = ERR
Ch3 = V(OUT5)
F(PWM) = 2 kHz
T(ODPW) = 100 µs
T(ODPW) = 100 µs
Figure 27. LED Short-Circuit Detection In Fail-Safe Mode
Figure 28. LED Short-Circuit Recovery In Fail-Safe Mode
12
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7 Detailed Description
7.1 Overview
TPS929120-Q1 is an automotive 12-channel LED driver with FlexWire interface to address increasing
requirements for individual control of each LED string. Each of its channel can support both analog dimming and
pulse-width-modulation (PWM) dimming, configured through its FlexWire serial interface. The internal electrically
erasable programmable read-only memory (EEPROM) allows users to configure device in the scenario of
communication loss to fulfill system level safety requirements.
The FlexWire interface is a robust address-based master-slave interface with flexible baud rate. The interface is
based on multi-frame universal asynchronous receiver-transmitter (UART) protocol. The unique synchronization
frame of FlexWire reduces system cost by saving external crystal oscillators. It also supports various physical
layer with the help of external physical layer transceiver such as CAN or LIN transceivers. The embedded CRC
correction is able to ensure robust communication in automotive environments. The FlexWire interface is easily
supported by most MCUs in the markets.
Each output is a constant current source with individually programmable current output and PWM duty cycle.
Each channel features various diagnostics including LED open-circuit, short-circuit and single-LED short-circuit
detection. The on-chip analog-digital convertor (ADC) allows controller to real-time monitor loading conditions.
To further increase robustness, the unique fail-safe of the device state machine allows automatic switching to
fail-safe states in the case of communication loss, for example, MCU failure. The device supports programming
fail-safe settings with user-programmable EEPROM. In fail-safe states, the device supports different
configurations if output fails, such as one-fails-all-fail or one-fails-others-on. Each channel can be independently
programmed as on or off in fail-safe states. The fail-safe state machine also allows the system to function with
pre-programmed EEPROM settings without presence of any controller in the system, also known as stand-alone
operation.
The microcontroller can access each of the device through the FlexWire interface. By setting and reading back
the registers, the master, which is the microcontroller, has full control over the device and LEDs. All EEPROMs
are pre-programmed to default values. TI recommends that users program the EEPROM at the end-of-line for
application-specific settings and fail-safe configurations.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.2 Functional Block Diagram
TPS929120-Q1
SUPPLY
FS
REF
Bias
12-Ch Output
OUT 11 - 0
VLDO
ERR
Error Feedback
Diagnostics
ADC
TX
RX
Digital Core
FlexLED
Interface
ADDR2 / CLK
ADDR1 / PWM1
ADDR0 / PWM0
GND
EEPROM
Device Address
Fail-Safe Statemachine
7.3 Feature Description
7.3.1 Device Bias and Power
7.3.1.1 Power Supply (SUPPLY)
The TPS929120-Q1 is AECQ-100 qualified for automotive applications. The power input to the device through
SUPPLY pin can be low to 4.5 V and up to 40 V for automotive battery directly powered systems.
7.3.1.2 5-V Low-Drop-Out Linear Regulator (VLDO)
The TPS929120-Q1 has an integrated low-drop-out linear regulator to provide power supply to external CAN
transceivers, such as TCAN1042. The internal LDO powered by supply voltage V(SUPPLY) provides a stable 5-V
output with up to 50-mA constant current capability. TI recommends a ceramic capacitor from 1 µF to 10 µF on
the VLDO pin. The LDO has an internal current limit I(LDO_LIMIT) for protection and soft start. The capacitor
charging time must be considered to total start-up time period, because the device is held in POR state if the
capacitor voltage is not charged to above UVLO threshold.
7.3.1.3 Undervoltage Lockout (UVLO) and Power-On-Reset (POR)
In order to ensure clean start-up, the TPS929120 uses UVLO and POR circuitry to clear its internal registers
upon power-up and to reset registers with its default values.
The TPS929120-Q1 has internal UVLO circuits so that when either power supply voltage V(SUPPLY) or LDO output
voltage V(LDO) is lower than its UVLO threshold, POR is triggered. In POR state, the device resets digital core
and all registers to default value. FLAG_POR register is set to 1 for each POR cycle to indicate the POR history.
Before both powers are above UVLO thresholds, the TPS929120-Q1 stays in POR state with all outputs off and
ERR pulled down. Once both power supplies are above UVLO threshold, the device enters INIT mode for
initialization releasing ERR pulldown. A programmable timer starts counting in INIT state, the timer length can be
set by EEPROM register EEP_INITTIMER. When the timer is completed, the device switches to normal state. In
INIT state, setting CLR_POR to 1 clears FLAG_POR, disables the timer, and sets the device to normal state.
14
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Feature Description (continued)
Upon powering up, the TPS929120-Q1 automatically loads all settings stored in EEPROM to correlated registers
and sets the other registers to default value which don't have correlated EEPROM. All channels are powered up
in off-state by default to avoid unwanted blinking.
Writing 1 to CLR_REG manually loads EEPROM setting to the correlated registers and set the other registers to
default value. After CLR_REG is set, the FLAG_POR is set 1 to indicate registers clear to default values. Writing
1 to CLR_POR resets the FLAG_POR register to 0. TI recommends settting CLR_REG to 1 to clear the internal
registers every time after POR. The CLR_REG automatically resets to 0.
7.3.1.4 Programmable Low Supply Warning
The TPS929120-Q1 uses its internal ADC to monitor supply voltage V(SUPPLY). If the supply is below allowable
working threshold, the output voltage may not be sufficient to keep the LED operating with desired brightness
output as expected. The ADC output is automatically compared with threshold set by register
CONF_ADCLOWSUPTH as described in Register Maps. When the supply voltage is below threshold, the device
sets warning flag register FLAG_ADCLOWSUP to 1 in the status register. CLR_FAULT is able to clear the
FLAG_ADCLOWSUP as well as other fault registers. In addition, the LED open-circuit and single LED short-
circuit detection is disabled if the supply voltage is below threshold to avoid LED open circuit and to prevent the
single LED short-circuit fault from being mis-triggered. The 4-bit register CONF_ADCLOWSUPTH has total 15
options covering from 5 V to 20 V.
7.3.2 Constant Current Output
7.3.2.1 Reference Current With External Resistor (REF)
The TPS929120-Q1 must have an external resistor R(REF) to set the internal current reference I(REF) as shown in
Figure 29.
CONF_IOUT0[5:0]
CONF_REFRANGE[1:0]
2-bit range selection
OUT0
I(FULL_RANGE)
K(REF)
×512
6-bit DAC
CH0
×256
×128
×64
CONF_IOUT1[5:0]
OUT1
6-bit DAC
CH1
Optional
CREF
CONF_IOUT11[5:0]
REF
V(REF)
Vbg
1.235V
1.235V
OUT11
6-bit DAC
RREF
CH11
Figure 29. Output Current Setting
The internal current reference I(FULL_RANGE) is generated based on the I(REF) multiplied by factor K(REF) to provide
the full range current reference for each OUTx channel. The K(REF) is programmable by 2-bit register
CONF_REFRANGE with 4 different options. The I(FULL_RANGE) can be calculated with Equation 1.
V
(REF)
I(FULL _RANGE)
=
ìK(REF)
R(REF)
where
•
•
V(REF) = 1.235 V typically
K(REF) = 64, 128, 256, or 512 (default)
(1)
15
The recommended resistor values of R(REF) and amplifier ratios of K(REF) are listed in Table 1.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Feature Description (continued)
Table 1. Reference Current Range Setting
FULL RANGE CURRENT (mA)
CONF_REFRA
NGE
K(REF)
R(REF) = 8.45 kΩ
R(REF) = 12.7 kΩ
R(REF) = 31.6 kΩ
11b
10b
01b
00b
512
256
128
64
75
50
25
20
10
5
37.5
18.75
9.375
12.5
6.25
2.5
Place the R(REF) resistor as close as possible to the REF pin with an up to 2.2-nF ceramic capacitor in parallel to
improve the noise immunity. The off-board R(REF) setup is not allowed due to the concern of instability reference
current. TI recommends a 1-nF ceramic capacitor in parallel with R(REF)
.
7.3.2.2 64-Step Programmable High-Side Constant-Current Output
TPS929120-Q1 has 12 channels of high-side current sources. Each channel has its own enable configuration
register CONF_ENCHx. Setting CONF_ENCHx to 1 enables the channel output; clearing the register to 0
disables the channel output. To completely turn off the channel current, user can clear channel enable bit
CONF_ENCHx to 0. Upon power up, CONF_ENCHx is automatically reset to 0 to avoid unwanted blinking.
Each OUTx channel supports individual 64-step programmable current setting, also known as dot correction
(DC). The DC feature can be used to set binning values for output LEDs or to calibrate the LEDs to achieve high
brightness homogeneity based on external visual system to further save binning cost. The 6-bit register
CONF_IOUTx sets the current independently, where x is the channel number from 0 to 11. The OUTx current
can be calculated with Equation 2
(CONF_IOUTx +1)
64
I(OUTx)
=
ìI(FULL _RANGE)
where
•
•
•
CONF_IOUTx is programmable from 0 to 63
x is from 0 to 11 for different output channel
I(FULL_RANGE) can be calculated with Equation 1
(2)
7.3.3 PWM Dimming
TPS929120-Q1 integrates independent 12-bit PWM generators for each OUTx channel. The current output for
each OUTx channel is turned on and off controlled by the integrated PWM generator. The average current of
each OUTx can be adjusted by PWM duty cycle independently, therefore, to control the brightness for LEDs in
each channel.
7.3.3.1 PWM Dimming Frequency
The frequency for PWM dimming is programmable by 4-bit register CONF_PWMFREQ with 16 options covering
from 200 Hz to 20.8 kHz. Select the frequency for PWM dimming based on the minimum brightness requirement
in application. TPS929120-Q1 supports down to 1-µs minimum pulse current for all 12 channel outputs.
7.3.3.2 PWM Generator
The 12-bit PWM generator constructs the cyclical PWM output based on a 12-bit digital binary input to control the
output current ON and OFF. Basically the PWM generator counts 256 pulses at base high frequency for PWM
output cycle period and counts number of pulses determined by MSB 8 bits of 12-bit binary input at the same
frequency for PWM ON period. The LSB 4 bits of 12-bit binary input is used to set up the dithering to realize total
12-bit resolution. The base high frequency is generated by internal oscillator, which is 256 times of the frequency
programmable by CONF_PWMFREQ. Figure 30 is the signal path diagram for PWM generator.
16
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
ADDR0/PWM0
CH5-CH0
NAND
NAND
6
6
EEP_INTADDR
1: INT ADDR
0: EXT ADDR
12
CH11-CH6
ADDR1/PWM1
CONF_EXPEN
1: LUT EN
0: LUT DIS
Exponential
Look-Up Table
CONF_PWMOUTx[7:0]
1
8
8
12
PWMOUT
12-bit PWM
AND
MUX
8
Generator
12
12
12
Linear
12
0
12
CONF_PWMLOWOUTx[3:0]
CONF_ENCHx
x: 0~11
CONF_EXTCLK EEP_INTADDR
1: INT ADDR
0: EXT ADDR
1: EXT CLK
0: INT CLK
ADDR2/CLK
1
CONF_PWMFREQ[3:0]
0h: 200Hz 8h: 1000Hz
1h: 250Hz 9h: 1200Hz
2h: 300Hz Ah: 2000Hz
3h: 350Hz Bh: 4000Hz
4h: 400Hz Ch: 5900Hz
5h: 500Hz Dh: 7800Hz
6h: 600Hz Eh: 9600Hz
7h: 800Hz Fh: 20800Hz
MUX
0
Internal Oscillator
Figure 30. PWM Generator Path Diagram
7.3.3.3 Linear Brightness Control
When register CONF_EXPEN is set to 0, the MSB 8 bits of 12-bit binary input to PWM generator is directly
copied from 8-bit register CONF_PWMOUTx, and the LSB 4 bits is directly copied from 4-bit register
CONF_PWMLOWOUTx. The PWM output duty cycle can be calculated with Equation 3. Because the 4 LSB bits
inputs are used to control the dithering, setting CONF_PWMLOWOUTx to Fh disables the dithering if it is not
needed. The PWM output duty cycle is linearly controlled by the register CONF_PWMOUTx and
CONFPWMLOWOUTx, which provides the linearly brightness control to each channel output.
(16ìCONF_PWMOUTx+CONF_PWMLOWOUTx+1)
4096
D(OUTx)
=
ì100%
where
•
•
•
CONF_PWWOUTx is decimal number from 0 to 255.
CONF_PWMLOWOUTx is decimal number from 0 to 15.
x is from 0 to 11 for different output channel
(3)
If using the dithering feature to realize the 12-bit dimming resolution, set the PWM frequency higher than 2 kHz
through setting register CONF_PWMFREQ to avoid visible brightness flicker when the value of
CONF_PWMLOWOUTx is less than Fh. Higher PWM frequency can also prevent the visible LED flash in video
display due to the low beat frequency between digital camera shutter frequency and PWM frequency for LED
dimming.
Because the 12-bit PWM duty cycles require 2 bytes of write operation to update the completed data, the output
PWM duty cycle is not changed in between of the two bytes data transmission. TPS929120-Q1 only updates
PWM duty cycle of any output when its high 8-bit CONF_PWMOUTx is written. When very fast brightness
change is needed, for example, fade-in and fade-out effects, simultaneous PWM duty cycle change of all
channels is required. Setting CONF_SHAREPWM to 1 enables all channels using the PWM dutycycle setting of
channel 0 to save communication latency.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.3.3.4 Exponential Brightness Control
The TPS929120-Q1 can also generate PWM duty-cycle output following exponential curve. The integrated look-
up table provides a one-to-one conversion from 8-bit register CONF_PWMOUTx to 12-bit binary code following
exponential increment when register CONF_EXPEN is set to 1 as Figure 31 illustrated. When exponential control
path is selected, the CONF_PWMLOWOUTx data is neglected. By using the exponential brightness control, LED
brightness change by one LSB is invisible to human eyes especially at low brightness range.
4096
3584
3072
2560
2048
1536
1024
512
0
0
32
64
96
128
160
192
224
256
8-Bit CONF_PWMOUTx[7:0]
D100
Figure 31. PWM Duty Cycle vs 8-bit Code for Exponential Dimming
CONF_EXPEN bit selects the dimming method between linear or exponential. Setting the bit CONF_EXPEN to 1
enables the look-up table for exponential dimming curve. In exponential PWM dimming mode, 8-bit register
CONF_PWMOUTx is converted to 12-bit PWM dutycycle by look-up table automatically. Clear the bit
CONF_EXPEN to 0 disables the look-up table. In this case, users must provide 12-bit PWM duty cycle.
CONF_PWMOUTx stores the high 8-bit of 12-bit PWM duty-cycle information. CONF_PWMLOWOUTx stores the
low 4-bit.
To avoid visible brightness flicker for exponential dimming, choose PWM frequency higher than 2 kHz through
setting register CONF_PWMFREQ. Higher PWM frequency can also avoid the visible LED flash in video display
due to the low beat frequency between digital camera shutter frequency and PWM frequency for LED dimming.
During power-up or in fail-safe state, the registers CONF_EXPEN, CONF_PWMOUTx, CONF_PWMFREQ are
automatically reset to their default values stored in EEPROM register EEP_EXPEN, EEP_PWMOUTx,
EEP_PWMFREQ. CONF_PWMLOWOUTx is reset to Fh as default value.
In fail-safe state, PWM generator only uses 8-bit EEPROM data from EEP_PWMOUTx to build PWM dutycycle
output and ignores the low 4-bit. The PWM duty-cycle calculation is as shown in Equation 4.
(EEP_PWMOUTx+1)
D(OUTx)
=
ì100%
256
where
•
•
EEP_PWMOUTx is decimal number from 0 to 255.
x is from 0 to 11 for different output channel
(4)
18
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.3.3.5 External Clock Input for PWM Generator (CLK)
The TPS929120-Q1 has internal precision oscillator for PWM generators. In addition, the device also supports an
external clock for the PWM generator source with ADDR2/CLK input considering the synchronization
requirement.
Then external clock inputs through ADDR2/CLK pin is a multi-function pin not only for external clock input but
also for device slave address selection. The device slave address stored in EEPROM must be enabled by
burning EEP_INTADDR to 1 to release ADDR2/CLK pin for external clock input. In addition, register
CONF_EXTCLK can be used to choose the PWM generator between external input or an internal oscillator.
Writing CONF_EXTCLK to 1 enables the external clock source. The external clock frequency must be 256 times
of desired PWM dimming frequency. The external clock source is only used in PWM generation. TI recommends
that the external clock frequency be less than 1 MHz. The internal clock is recommended when high dimming
frequency is required.
7.3.3.6 External PWM Input (PWM0 and PWM1)
The TPS929120-Q1 has two PWM inputs that can be used to directly control OUT0-11. The both ADDR1/PWM1
and ADDR0/PWM0 pins are multi-function pins for not only external PWM input signal but also device slave
address selection pins. The register EEP_INTADDR must be written to 1 to release both twos for external PWM
input. When the EEP_INTADDR is 1, the ADDR0/PWM0 is functional as external active low PWM control input
for OUT0-5 and the ADDR1/PWM1 is functional as external active low PWM control input for OUT6-11, as shown
in Figure 30. Setting the register CONF_PWMOUTx to 0xFF and the register CONF_PWMLOWOUTx to 0xF is
recommended when external PWM input is used. In case external PWM is not used, ADDR0/PWM0 and
ADDR1/PWM1 must be tied to GND when EEP_INTADDR is set to 1.
7.3.4 On-chip 8-bit Analog-to-Digital Converter (ADC)
The TPS929120-Q1 has integrated a successive-approximation-register (SAR) ADC for diagnostics. It routinely
monitors supply voltage if the ADC is idle and stores SUPPLY conversion results into ADC_SUPPLY.
To manually read the voltage of an ADC channel as listed in Table 2, user must write the 5-bit register
CONF_ADCCH to select channel. Once CONF_ADCCH register is written, the one time ADC conversion starts
and clears FLAG_ADCDONE register. As long as the ADC conversion is completed, the ADC result is available
in 8-bit register ADC_OUT and sets FLAG_ADCDONE to 1. Reading the ADC_OUT register also clears
FLAG_ADCDONE, and the FLAG_ADCDONE is set to 0 after reading completion.
Because the TPS929120-Q1 supports PWM control for adjusting LED brightness, the voltage on OUT0 to
OUT11 is like a pulse waveform. When the current output is enabled by setting CONF_ENCHx to 1, the ADC
measures the voltage on assigned OUTx after the channel is turned on with t(diag_pulse) delay time, which is
programmable by 4-bit register CONF_ODPW. When the channel is disabled by setting CONF_ENCHx to 0, the
ADC samples the voltage on assigned OUTx at off state.
The analog value can be calculated based on the read back binary code with Equation 5 and Table 2.
AnalogValue = a + k ì ADC_OUT
(
)
where
•
ADC_OUT is decimal number from 0 to 255.
(5)
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Table 2. ADC Channel
ADC
ADC
CHANNEL
CALCULATION CALCULATION
CONF_ADCCH
NAME
COMMENT
NO.
PARAMETER
(a)
PARAMETER
(k)
0
1
00h
01h
REF
SUPPLY
VLDO
0.007 V
0.0673 V
0.0101 V/LSB
0.0804 V/LSB
0.022 V/LSB
2.152°C/LSB
0.7461 µA/LSB
0.0804 V/LSB
RESERVED
Reference voltage
Supply voltage
2
02h
0.0465 V
5V LDO output voltage
3
03h
TEMPSNS
IREF
–242.35°C
0.7592 µA
0.0673 V
Internal temperature sensor
Reference current
4
04h
5
05h
MAXOUT
RESERVED
OUT0
Maximum channel output voltage
RESERVED
6-15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
06h - 0Fh
10h
RESERVED
Output voltage channel 0
Output voltage channel 1
Output voltage channel 2
Output voltage channel 3
Output voltage channel 4
Output voltage channel 5
Output voltage channel 6
Output voltage channel 7
Output voltage channel 8
Output voltage channel 9
Output voltage channel 10
Output voltage channel 11
RESERVED
11h
OUT1
12h
OUT2
13h
OUT3
14h
OUT4
15h
OUT5
0.0673 V
0.0804 V/LSB
16h
OUT6
17h
OUT7
18h
OUT8
19h
OUT9
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
OUT10
OUT11
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
The TPS929120-Q1 also provides ADC auto-scan mode for single-led short-circuit diagnostics. The detail
description for auto-scan mode can be found in On-Demand Off-State Single-LED Short-Circuit (SS) Diagnostics.
In ADC auto-scan mode, If MAXOUT channel is selected by writing 05h to CONF_ADCCH, the maximum voltage
of OUT0 to OUT11 is recorded into ADC_OUT register. The maximum channel output voltage is available after at
least one output PWM cycle is completed. Based on the measured maximum output voltage and supply voltage,
microcontroller is able to regulate supply voltage from previous power stage to minimize the power consumption
on the TPS929120-Q1. Basically microcontroller needs to program the output voltage of previous power stage to
be just higher than the measured maximum channel output voltage plus the required dropout voltage V(OUT_drop)
of the TPS929120-Q1. In this way, the TPS929120-Q1 takes minimum power consumption, and overall power
efficiency is optimized.
20
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.3.5 Diagnostic and Protection in Normal State
The TPS929120-Q1 has full-diagnostics coverage for supply voltage, current output, and junction temperature.
In normal state, the device detects all failures and reports the status out through the ERR or FLAG registers,
without any actions taken by the device except UVLO and overtemperature protection. The master controller
must handle all fault actions, for example, retry several times and shut down the outputs if the error still exists.
The fault behavior in normal state can be found in Table 3.
7.3.5.1 Fault Masking
The TPS929120-Q1 provides fault masking capability using masking registers. The device is capable of masking
faults by channels or by fault types. The fault masking does not disable diagnostics features but only prevents
fault reporting to FLAG_OUT register, FLAG_ERR register, and ERR output.
To disable diagnostics on a single channel, setting CONF_DIAGENCHx registers to 0 disables diagnostics of
channel x and thus no fault of this channel is reported to FLAG_OUT or FLAG_ERR registers, or to the ERR
output.
CONF_MASKREF prevents the reference fault being reported to FLAG_ERR and ERR output.
CONF_MASKOPEN prevents the output open-circuit fault being reported to FLAG_OUT, FLAG_ERR and ERR
output.
CONF_MASKSHORT prevents the output short-circuit fault being reported to FLAG_OUT, FLAG_ERR and ERR
output.
CONF_MASKTSD prevents the overtemperature shutdown fault being reported to FLAG_ERR and ERR output.
CONF_MASKCRC prevents the CRC fault being reported to FLAG_ERR and ERR output.
7.3.5.2 Supply Undervoltage Lockout Diagnostics in Normal State
When SUPPLY or VLDO voltage drops below its UVLO threshold, the device enters POR state. Upon voltage
recovery, the device automatically switches to INIT state with FLAG_POR and FLAG_ERR set to 1.
7.3.5.3 Low-Supply Warning Diagnostics in Normal State
The internal AD converter of TPS92910-Q1 continuously monitors the supply voltage and compares the results
with internal threshold V(ADCLOWSUPTH) set by CONF_ADCLOWSUPTH as described in Register Maps. If the
supply voltage is lower than threshold, the device pulls ERR pin down with one pulsed current sink for 50 µs to
report the fault and set flag registers including FLAG_ADCLOWSUP to 1. The master controller can write register
CLR_FAULT to 1 to reset this flag, and the CLR_FAULT bit automatically returns to 0. The internal ADC
monitors supply voltage and converters to 8-bit binary code in every conversion cycle T(CONV) when it is in idle.
After each AD conversion-cycle time on supply, the ADC_SUPPLY is automatically updated with the latest result.
The low-supply warning is also used to disable the LED open-circuit detection and single-LED short-circuit
detection. When the voltage applied on SUPPLY pin is higher than the threshold V(ADCLOWSUPTH), the
TPS929120-Q1 enables LED open-circuit and single-LED short-circuit diagnosis. When V(SUPPLY) is lower than
the threshold V(ADCLOWSUPTH), the device disables LED-open-circuit detection and single-LED short-circuit
diagnosis. Because when V(SUPPLY) drops below the maximum total LED forward voltage plus required V(DROPOUT)
at required current, the TPS929120-Q1 is not able to deliver sufficient current output to pull the voltage of each
output channel as close as possible to the V(SUPPLY). In this condition, the LED open-circuit fault or single-LED
short-circuit fault might be detected and reported by mistake. Setting the low-supply warning threshold high
enough can avoid the LED open-circuit and single LED short-circuit fault being detected when V(SUPPLY) drops to
low. The V(ADCLOWSUPTH) is programmable from 5 V to 20 V.
7.3.5.4 Reference Diagnostics in Normal State
The TPS929120-Q1 integrates diagnostics for REF resistor open/short fault. If the current output from REF pin
I(REF) is lower than I(REF_OPEN_th), the reference resistor open-circuit fault is reported. The reference resistor short-
circuit fault is reported if the voltage of REF pin V(REF) is lower than V(REF_SHORT_th). The device pulls the ERR pin
down with constant current sink and set flag registers including FLAG_REF and FLAG_ERR to 1. The master
controller must send CLR_FAULT to clear fault flag registers after fault removal.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
In normal state, the device does not perform any actions automatically when reference resistor fault is detected.
However, the output may not work properly and the output current may be operating at high current level. It is
recommended for master controller to shut down the device outputs and report error to upper level control
system such as body control module (BCM).
The TPS929120-Q1 monitors the reference current I(REF) set by external resistor R(REF). The I(REF) can be
calculated with Equation 6.
V
(REF)
I(REF)
=
R(REF)
where
•
V(REF) = 1.235 V typically
(6)
7.3.5.5 Pre-Thermal Warning and Overtemperature Protection in Normal State
The TPS929120-Q1 has pre-thermal warning at typical 135°C and overtemperature shutdown at typical 175°C .
When the junction temperature T(J) of TPS929120-Q1 rises above pre-thermal warning threshold, the device
reports pre-thermal warning, pull ERR pin with pulsed current sink for 50 µs and sets the flag registers including
FLAG_PRETSD to 1. The master controller must write 1 to CLR_FAULT register to clear FLAG_PRETSD.
When device junction temperature T(J) further rises above overtemperature protection threshold, the device shuts
down all output drivers, pulls the ERR pin low with constant current sink, and sets the flag registers including
FLAG_TSD and FLAG_ERR to 1. When junction temperature falls below T(TSD) – T(TSD_HYS), the device resumes
all outputs and releases ERR pin pulldown. The FLAG_TSD still must be cleared by writing CLR_FAULT to 1.
If the T(J) rises too high above 180oC typically, the TPS929120-Q1 turns off the internal linear regulator to
shutdown all the analog and digital circuit. When the T(J) drops below T(TSD) - T(TSD_HYS), the TPS929120-Q1
restarts from POR state with all the registers cleared to default value.
When more accurate thermal measurement on LED unit is required, one current output channel can be sacrificed
to provide current bias to external thermal resistor such as PTC or NTC. The voltage of external thermal resistor
can be measured by integrated ADC to acquire the temperature information of thermal resistor located area. The
master controller can determine actions based on the acquired temperature information to turn off or reduce
current output.
7.3.5.6 Communication Loss Diagnostic in Normal State
The TPS929120-Q1 monitors the FlexWire interface for the communication with an internal watchdog timer. Any
successful non-broadcast communication with correct CRC and address matching target device automatically
resets the timer . If the watchdog timer overflows, device automatically switches to fail-safe state as indicated by
external FS input. If FS = 0, the device switches to fail-safe state 0, If FS = 1, the device switches to fail-safe
state 1.
The watchdog timer is programmable by 4-bit register CONF_WDTIMER. The TPS929120-Q1 can directly enter
fail-safe states from normal mode by burning EEP_WDTIMER to 0xFh. Disabling the watchdog timer by setting
CONF_WDTIMER to 0x0h prevents the device from getting into fail-safe state.
7.3.5.7 LED Open-Circuit Diagnostics in Normal State
The TPS929120-Q1 integrates LED open-circuit diagnostics to allow users to monitor LED status real time. The
device monitors voltage difference between SUPPLY and OUTx to judge if there is any open-circuit failure. The
SUPPLY voltage is also monitored by on-chip ADC with programmable threshold to determine if supply voltage is
high enough for open-circuit diagnostics.
The open-circuit monitor is only enabled during PWM-ON state with programmable minimal pulse width greater
than T(ODPW) + T(OPEN_deg). The T(ODPW) is programmed by register CONF_ODPW. If PWM on-time is less than
T(ODPW) + T(OPEN_deg), the device does not report any open-circuit fault.
22
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
When the voltage difference V(SUPPLY) – V(OUTx) is below threshold V(OPEN_th_rising) with duration longer than
T(ODPW) + T(OPEN_deg), and the device supply voltage V(SUPPLY) is above the threshold V(ADCLOWSUPTH) set by
register CONF_ADCLOWSUPTH, the TPS929120-Q1 pulls the ERR pin down with one pulsed current sink for
50 µs to report fault and set flag registers including FLAG_OPENCHx, FLAG_OUT and FLAG_ERR to 1. If the
device supply voltage V(SUPPLY) is below the threshold V(ADCLOWSUPTH) set by register CONF_ADCLOWSUPTH,
open-circuit fault is not detected nor reported.
Once the open-circuit failure is removed, the master controller must write 1 to CLR_FAULT to reset fault flags.
7.3.5.8 LED Short-circuit Diagnostics in Normal State
The TPS929120-Q1 has internal analog comparators to monitor all channel outputs with respect to a fixed
threshold. If the device has detected channel voltage below threshold, it sets FLAG_SHORTCHx accordingly.
The FLAG_OUT and FLAG_ERR are set as well. Writing 1 to CLR_FAULT register is able to clear the fault flag
registers.
The short-circuit detection is only enabled during PWM-ON state with programmable minimal pulse width of
T(ODPW) + T(SHORT_deg). The T(ODPW) is programmable by register CONF_ODPW. If PWM on-time is less than
T(ODPW) + T(SHORT_deg), the device can not report any short-circuit fault. When the voltage V(OUTx) is below
threshold V(SG_th_rising) with duration longer than deglitch timer length of T(ODPW) + T(SHORT_deg), the device pulls
ERR pin down with pulsed current sink for 50 µs to report fault and set flag registers including
FLAG_SHORTCHx, FLAG_OUT and FLAG_ERR. In normal state, the device does not take any actions in
response the LED short-circuit fault and waits for the master controller to detect need for protection behavior.
The fault is latched in flag registers. The master controller must write 1 to register CLR_FAULT to reset fault
flags if the LED short-circuit fault is removed.
7.3.5.9 On-Demand Off-State Invisible Diagnostics
It is commonly required to ensure there is no fault on each LED load before lighting them up, especially for LED
animation. Otherwise, the LED fault is detected in the middle of the admiration pattern, which results a random
and uncertain failure animation pattern. The TPS929120-Q1 provides a solution to diagnose the LED open-circuit
or LED short-circuit fault without lighting up the LEDs. With this feature, the master controller can initiate the on-
demand invisible diagnostics before commencing the animation sequence. If one of the channel fails, the device
is able to detect it immediately instead of only when the fault channel is turned on in traditional diagnostics mode.
To initiate the on-demand invisible diagnostics, the master controller writes register CONF_INVDIAGSTART to 1.
The register CONF_INVDIAGSTART returns to 0 automatically in the next clock cycle. Once the diagnostics
started, the on-demand diagnostics ready flag FLAG_ODREADY is cleared to 0. Once the diagnostics finished,
the FLAG_ODREADY is set to 1. If any channel has output failures, its on-demand diagnostic flag
FLAG_ODDIAGCHx is set 1.
To ensure the invisibility of the diagnostics, the TPS929120-Q1 outputs only a small DC current in short period to
each output channel and detects if there is any LED open-circuit or LED short-circuit failures. The output DC
current I(ODIOUT) can be adjusted to a proper value by setting the DC current CONF_ODIOUT and ignoring the
DC current setup by register CONF_IOUTx. The pulse-width T(ODPW) of output DC current can be programmable
by CONF_ODPW and neglecting duty cycle configuration by register CONF_PWMOUTx. At the end of the
current output pulse, if there is any LED open-circuit fault as LED Open-Circuit Diagnostics in Normal State
described, the TPS929120-Q1 pulls the ERR pin down with one pulsed current sink for 50 µs to report fault and
set flag registers including FLAG_OPENCHx, FLAG_OUT and FLAG_ERR to 1. If there is any LED short-circuit
fault as LED Short-circuit Diagnostics in Normal State described, the TPS929120-Q1 pulls the ERR pin down
with one pulsed current sink for 50 µs to report fault and set flag registers including FLAG_SHORTCHx,
FLAG_OUT and FLAG_ERR to 1. The master controller must write 1 to CLR_FAULT register to clear fault flags
after the fault removal is verified by another on-demand off-state invisible diagnostics. TI recommends turning off
all output channels by set CONF_ENCHx to 0 before invisible diagnostics.
For invisible diagnostics mode, it is required to have a short-pulse and low output current to avoid lighting up
LEDs. However, the diagnostics are strongly affected by large loading capacitance. If the invisible diagnostics
pulse failed to charge output capacitance above short-circuit threshold, the device reports a false short-circuit
failure. If pulse failed to charge output above open-circuit threshold at maximum supply voltage, the device does
not report open-circuit fault correctly. Thus, the DC current and period of the detection pulse must be carefully
selected based on the capacitance value at output in real application.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Programmable
pulse width
Invisible
Diagnostics
tT(ODPW)
t
Programmable
diagnostic current
OUT0
Normal
Short-circuit
detected
OUT1
Short-circuit
Open-circuit
detected
OUT11
Open-circuit
Figure 32. Programmable Invisible Diagnostics Timing Sequence
7.3.5.10 On-Demand Off-State Single-LED Short-Circuit (SS) Diagnostics
To provide single-LED short-circuit diagnostics, the TPS929120 uses internal ADC to compare the output
channel voltage with respect to pre-set threshold V(ADCSHORTTH)
.
Setting the register CONF_SSSTART to 1 starts the diagnostics immediately. The CONF_SSSTART returns to 0
in the next clock cycle. Once the diagnostics starts, the on-demand diagnostics ready flag FLAG_ODREADY are
cleared to 0. Once the diagnostics finished, the FLAG_ODREADY are set to 1.
In off-state single-LED short-circuit diagnostics, once the master controller initiates single-LED short-circuit
diagnostics by setting the register CONF_SSSTART, the device sequentially turns on all outputs starting from
OUT0 with DC current I(ODIOUT) programed by register CONF_ODIOUT and pulse width T(ODPW) programmable by
CONF_ODPW. At the end of pulse, the device initiates an AD conversion. As long as the completion of ADC
conversion, the result are compared with pre-set threshold V(ADCSHORTTH) and start the diagnostics for the next
channel. After all channels have been checked, the TPS929120-Q1 also checks if the supply voltage is over
V(ADCLOWSUPTH) to make sure the device is not in low-dropout conditions. If the supply voltage is truly lower than
V(ADCLOWSUPTH), the single-LED short-circuit fault cannot be detected and reported. If the supply voltage is high
enough, and any one channel output voltage is less than pre-set threshold V(ADCSHORTTH), the TPS92910-Q1 pulls
the ERR pin down with pulsed current sink for 50 µs to report fault and set the flag register including
FLAG_ODDIAGCHx, FLAG_OUT and FLAG_ERR to 1. The master controller must write 1 to CLR_FAULT
register to clear the fault flags after fault removal is verified by another on-demand off-state single-LED short-
circuit diagnostic.
The configurable DC current I(ODIOUT) and pulse width T(ODPW) can be used to minimize the optical impact during
on-demand diagnostics. TI recommends using the normal current setting and short pulse-width to avoid visible
pulse; however, the parasitic capacitance impact at each output must taken care of to leave enough charging
time and avoid false alarm. Low DC current setting also reduces LED forward voltage, which also affects the
integrity of the detection. Thus the threshold set by CONF_ADCSHORTTH must be selected carefully. Setting
CONF_ODIOUT to 0xFh uses the channel current setting by register CONF_IOUTx as on-demand pulse current.
The V(ADCSHORTTH) can be calculated with Equation 7.
V
= a + k ì CONF_ ADCSHORTTH
(
)
(ADCSHORTTH)
where
•
•
•
a = 0.0673 V
k = 0.0804 V/LSB
CONF_ADCSHORTTH is decimal number from 0 to 255.
(7)
24
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Single-LED Short-
circuit diagnostic
OUT0
Conversion
OUT1
Conversion
OUT11
Conversion
SUPPLY
Conversion
IDLE
IDLE
IDLE
ADC
Single-LED
short-circuit
detected
OUT0
T(ODPW)
OUT1
Single-LED
Short-circuit
OUT11
Figure 33. Single-LED Short-Circuit Off-state Timing Sequence
7.3.5.11 Automatic Single-LED Short-Circuit (AutoSS) Detection in Normal State
In order to check LED single-LED short-circuit issue during lighting up, the TPS929120-Q1 also provides
automatically single-LED short-circuit (AutoSS) diagnostic. Setting the register CONF_AUTOSS to 1 enables the
scanning of each current out channel at the beginning of every PWM cycle. The AutoSS detection takes two
PWM cycles to complete scanning. The channel OUT0 to OUT5 are scanned in first cycle and the OUT6 to
OUT11 are scanned in second cycle as depicted in Figure 34.
On PWM rising edge, the device waits for a programmable delay T(ODPW) programmable by CONF_ODPW to
allow output voltage settle and start AD conversion. The minimal pulse width of PWM must be longer than
programmable delay T(ODPW) plus 6 times AD conversion time T(CONV) to make sure 6 output channels can be
scanned in one PWM cycle. The TPS929120-Q1 checks low-supply warning to avoid reporting the single-LED
short-circuit fault by mistake in low-dropout mode. If the supply voltage is truly lower than V(ADCLOWSUPTH), the
single-LED short-circuit fault cannot be detected and reported. If the supply voltage is high enough, and any one
channel output voltage is less than pre-set threshold V(ADCSHORTTH), the TPS92910-Q1 pulls ERR pin down with
pulsed current sink for 50 µs to report fault and set the flag register including FLAG_ODDIAGCHx, FLAG_OUT
and FLAG_ERR to 1. The master controller must write 1 to CLR_FAULT register to clear the fault flags. The
single-LED short circuit threshold V(ADCSHORTTH) is programmable by CONF_ADCSHORTTH. If any channel is
disabled by CONF_ENCHx to 0, the AutoSS diagnostics skips the channel.
During the single-led short-circuit diagnostics, the ADC keeps the on-demand ADC conversion request pending
until single-led short-circuit diagnostics finished. TI does not recommend using external PWM inputs when
AutoSS is required to avoid false diagnostics.
When CONF_AUTOSS is set to 1, selecting MAXOUT by writing 05h to CONF_ADCCH automatically outputs
the ADC conversion result to register ADC_OUT for the output channel with the highest voltage in all scanned
channels. The master controller can adjust the previous power stage output voltage based on the voltage
difference read back from register ADC_SUPPLY and ADC_OUT to minimize the voltage drop on the
TPS929120-Q1 as well as temperature rising if the output voltage of previous power stage is programmable by
digital interface.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Single-LED Short-
circuit diagnostic
Wait for next
PWM rising edge
Programmable
Delay
Programmable
Delay
AD Conversion
Next PWM Rising Edge
AD Conversion
T(ODPW)
T(ODPW)
IDLE
OUT0 OUT1
OUT4 OUT5 SUPPLY
IDLE
OUT6 OUT7
OUT10 OUT11 SUPPLY
IDLE
ADC
OUT0
OUT1
Single-LED
Short-circuit
OUT11
Figure 34. Single-LED Short-Circuit On-state Diagnostics Timing Sequence
7.3.5.12 EEPROM CRC Error in Normal State
The TPS929120-Q1 implements a EEPROM CRC check after loading the EEPROM code to configuration
register in normal state. The calculated CRC result is sent to register CALC_EEPCRC and compared to the data
in EEPROM register EEP_CRC, which stores the CRC code for all EEPROM registers. If the code in register
CALC_EEPCRC is not matched to the code in register EEP_CRC, the TPS929120-Q1 pulls the ERR pin down
with pulsed current sink for 50 µs to report the fault and set the registers including FLAG_EEPCRC and
FLAG_ERR to 1. The master controller must write CLR_FAULT to 1 to clear the fault flags. The CRC code for all
the EEPROM registers must be burnt into EEPROM register EEP_CRC in the end of production line. The CRC
code algorithm for multiple bytes of binary data is based on the polynomial, X8 + X5 + X4 + 1. The CRC code
contain 8 bits binary code, and the initial value is FFh. As described in Figure 35, all bits code shift to MSB
direction for 1 bit with three exclusive-OR calculation. A new CRC code for one byte input could be generated
after repeating the 1 bit shift and three exclusive-OR calculation for 8 times. Based on this logic, the CRC code
can be calculated for all the EEPROM register byte. When the EEPROM design for production is finalized, the
corresponding CRC code based on the calculation must be burnt to EEPROM register EEP_CRC together with
other EEPROM registers in the end of production line. If the DC current for each output channel needs to be
calibrated in the end of production for different LED brightness bin, the CRC code for each production devices
must be calculated independent and burnt during the calibration. The CRC algorithm must be implemented into
the LED calibration system in the end of production line.
XOR
Bit Input
CRC
Bit 0
CRC
Bit 1
CRC
Bit 2
CRC
Bit 6
CRC
Bit 5
CRC
Bit 4
CRC
Bit 3
CRC
Bit 7
XOR
XOR
Figure 35. CRC Algorithm Diagram
26
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Table 3. Diagnostics Table in Normal State
FAULT
ACTIONS
FAULT TYPE
DETECTION CRITERIA
CONDITIONS
FAULT OUTPUT
ERR PIN
RECOVERY
V(SUPPLY) < V(POR_falling)
or
V(LDO) < V(LDO_POR_falling)
Device switch to INIT state when
all voltage rails are good.
Clear fault flag with CLR_POR
Device switch to FLAG_POR
Supply UVLO
No action
POR state
FLAG_ERR
Low-supply
warning
Disable fault type FLAG_ADCLOWSUP
One pulse pulled
down for 50µs
V(SUPPLY) < V(ADCLOWSUPTH)
Clear fault flag with CLR_FAULT
Clear fault flag with CLR_FAULT
Clear fault flag with CLR_FAULT
*
FLAG_ERR
FLAG_REF
V(REF) < V(REF_SHORT_th)
or
I(REF) < I(REF_OPEN_th)
Constant pulled
Reference fault
No action
FLAG_ERR (Maskable) down (maskable)
Pre-thermal
warning
One pulse pulled
FLAG_PRETSD
T(J) > T(PRETSD)
No action
down for 50µs
Automatically recover upon
junction temperature falling
FLAG_ERR (Maskable) down (maskable) below threshold with hysteresis.
Clear fault flag with CLR_FAULT
Overtemperature
protection
Turn off all
channels
FLAG_TSD
Constant pulled
T(J) > T(TSD)
Communication
loss fault
Enter fail-safe
states
Set CLR_FS to 1 to set the
device to normal state
T(WDTIMER) overflows
FLAG_FS
No action
PWM pulse width greater than
T(ODPW) + T(OPEN_deg)
CONF_ENCHx = 1
V(SUPPLY) - V(OUTx) < V(OPEN_th_rising)
and
FLAG_OPENCHx
FLAG_OUT (Maskable) down for 50 µs
FLAG_ERR (Maskable) (maskable)
One pulse pulled
LED open-circuit
fault *
No action
No action
Clear fault flag with CLR_FAULT
V(SUPPLY) > V(ADCLOWSUPTH)
CONF_DIAGENCHx = 1
PWM pulse width greater than
T(ODPW) + T(SHORT_deg)
CONF_ENCHx = 1
FLAG_SHORTCHx
FLAG_OUT (Maskable) down for 50 µs
FLAG_ERR (Maskable) (maskable)
One pulse pulled
LED short-circuit
fault
V(OUTx) < V(SG_th_rising)
Clear fault flag with CLR_FAULT
Clear fault flag with CLR_FAULT
CONF_DIAGENCHx = 1
Pulse Width: T(ODPW)
Current: I(ODIOUT)
CONF_ENCHx = 0
CONF_DIAGENCHx = 1
CONF_INVDIAGSTART = 1
FLAG_ODREADY
FLAG_ODDIAGCHx
FLAG_OUT
On-demand off-
state invisible
diagnostic
LED Open-circuit
or
LED Short-circuit fault
One pulse pulled
down for 50 µs
No action
No action
FLAG_ERR
Pulse Width: T(ODPW)
Current: I(ODIOUT)
CONF_ENCHx = 0
CONF_DIAGENCHx = 1
CONF_SSSTART = 1
FLAG_ODREADY
FLAG_ODDIAGCHx
FLAG_OUT
On-demand off-
state single-LED
Short-circuit *
V(OUTx) < V(ADCSHORTTH)
and
V(SUPPLY) > V(ADCLOWSUPTH)
One pulse pulled
down for 50 µs
Clear fault flag with CLR_FAULT
FLAG_ERR
PWM pulse width greater than
T(ODPW)+ 6*T(CONV)
CONF_ENCHx = 1
CONF_DIAGENCHx = 1
CONF_AUTOSS = 1
V(OUTx) < V(ADCSHORTTH)
and
V(SUPPLY) > V(ADCLOWSUPTH)
FLAG_ODDIAGCHx
FLAG_OUT
FLAG_ERR
Auto single-LED
short circuit *
One pulse pulled
down for 50 µs
No action
No action
Clear fault flag with CLR_FAULT
Clear fault flag with CLR_FAULT
One pulse pulled
down for 50 µs
(maskable)
EEPROM CRC
error
CALC_EEPCRC is different
EEP_CRC
FLAG_EEPCRC
FLAG_ERR (Maskable)
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.3.6 Diagnostic and Protection in Fail-Safe States
In fail-safe state, the TPS929120-Q1 also detects all failures and reports the status out by ERR or FLAG
registers. The summary of the fault detection criteria and the device behavior after fault detected is listed in
Table 4. Basically the TPS929120-Q1 actively takes the action to turn off the failed output channels, retry on the
failed channels, or restart the device to keep device operating without controlled by master. The EEPROM
register EEP_OFAF can be used to set the fault behavior for LED short-circuit and LED open-circuit. The one-
fails-all-fail behavior is selected when the register EEP_OFAF is burnt to 1; otherwise the one-fails-others-on
behavior is chosen. The TPS929120-Q1 turns off all output channels when any one type of LED fault is detected
on any one of output channels for one-fails-all-fail behavior. On the other hand, the TPS929120-Q1 only turns off
the failed channel and keep all other normal channels on.
In fail-safe state, the fault flag registers of TPS929120-Q1 still can be accessed through FlexWire interface for
master controller to identify the fault.
7.3.6.1 Fault Masking
The TPS929120-Q1 provides fault masking capability by masking registers. The device is capable of masking
faults by channels or by fault types. The fault masking doe not disable diagnostics features but only prevents
fault reporting to FLAG_OUT register, FLAG_ERR register, and ERR output.
To disable diagnostics on a single channel, setting CONF_DIAGENCHx registers to 0 disables diagnostics of
channel x and thus no fault of this channel is reported to FLAG_OUT, FLAG_ERR registers, and ERR output.
CONF_MASKREF prevents the reference fault being reported to FLAG_ERR and ERR output.
CONF_MASKOPEN prevents the output open-circuit fault being reported to FLAG_OUT, FLAG_ERR and ERR
output.
CONF_MASKSHORT prevents the output short-circuit fault being reported to FLAG_OUT, FLAG_ERR and ERR
output.
CONF_MASKTSD prevents the overtemperature shutdown fault being reported to FLAG_ERR and ERR output.
CONF_MASKCRC prevents the CRC fault being reported to FLAG_ERR and ERR output.
7.3.6.2 Supply UVLO Diagnostics in Fail-Safe States
When SUPPLY or VLDO voltage drops below its UVLO threshold, the device enter into POR state. Upon voltage
recovery, the device automatically switches to INIT state with FLAG_POR and FLAG_ERR set to 1.
7.3.6.3 Low-supply Warning Diagnostics in Fail-Safe states
The internal ADC of TPS92910-Q1 continuously monitors supply voltage and compares the results with internal
threshold V(ADCLOWSUPTH) set by CONF_ADCLOWSUPTH as described in Register Maps. If the supply voltage is
lower than threshold, the device sets flag registers including FLAG_ADCLOWSUP and FLAG_ERR to 1. Master
controller can write register CLR_FAULT to 1 to reset this flag, and the CLR_FAULT bit automatically returns to
0. The internal ADC monitors supply voltage and converters to 8-bit binary code in every conversion cycle
T(CONV) when it is in idle.
After each AD conversion cycle time on supply, the ADC_SUPPLY is automatically updated with the latest result.
7.3.6.4 Reference Diagnostics at Fail-Safe States
The TPS929120-Q1 integrates diagnostics for REF resistor open/short fault. If the current output from REF pin
I(REF) is lower than I(REF_OPEN_th), the reference resistor open-circuit fault is reported. Or the reference resistor
short-circuit fault is reported if the voltage of REF pin V(REF) is lower than V(REF_SHORT_th). The device pulls ERR
pin down with constant current sink and set flag registers including FLAG_REF and FLAG_ERR to 1.
In fail-safe state, the device turns off all output channels if reference fault is detected. The device automatically
recovers and turns on all used channel after fault removal. The master controller need send CLR_FAULT to clear
the flag register after fault removal.
The TPS929120-Q1 monitors the reference current I(REF) set by external resistor R(REF). The I(REF) can be
calculated with Equation 6.
28
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.3.6.5 Overtemperature Protection in Fail-Safe State
When the junction temperature T(J) of TPS929120-Q1 rises above overtemperature protection threshold, the
device shuts down all output drivers, pulls ERR pin low with constant current sink, and sets flag register including
FLAG_TSD and FLAG_ERR to 1. When junction temperature falls below T(TSD) - T(TSD_HYS), the device resumes
all outputs and releases ERR pin pulldown. The FLAG_TSD still can be cleared by writing CLR_FAULT to 1.
If the T(J) rises too high above 180oC typically, the TPS929120-Q1 turns off the internal linear regulator to
shutdown all the analog and digital circuit. When the T(J) drops below T(TSD) - T(TSD_HYS), the TPS929120-Q1
restarts from POR state with all the registers cleared to default value.
7.3.6.6 LED Open-circuit Diagnostics in Fail-Safe State
The TPS929120-Q1 integrates LED open-circuit diagnostics to allow users to monitor LED status in real time.
The device monitors voltage difference between SUPPLY and OUTx to detect if there is any open-circuit failure.
The SUPPLY voltage is also monitored by on-chip ADC with programmable threshold to detect if supply voltage
is high enough for open-circuit diagnostics.
The open-circuit monitor is only enabled during PWM-ON state with minimal pulse width greater than T(ODPW)
+
T(OPEN_deg). If PWM on-time is less than T(ODPW) + T(OPEN_deg), the device does not report any open-circuit fault.
T(ODPW) is programmable by register CONF_ODPW.
When the voltage difference V(SUPPLY) – V(OUTx) is below threshold V(OPEN_th_rising) with duration longer than
T(ODPW) + T(OPEN_deg) and the device supply voltage V(SUPPLY) is above the threshold V(ADCLOWSUPTH) set by
register CONF_ADCLOWSUPTH, the TPS929120-Q1 turns off the current output on the open-circuit channel,
pulls ERR pin down with constant current sink to report fault and sets the flag registers including
FLAG_OPENCHx, FLAG_OUT and FLAG_ERR to 1. If the device supply voltage V(SUPPLY) is below the threshold
V(ADCLOWSUPTH) set by register CONF_ADCLOWSUPTH, open-circuit fault are not detected and reported. If any
channel is disabled by CONF_ENCHx to 0, the LED open-circuit diagnostics skip the channel. If one-fails-all-fail
protection is enabled by setting EEPROM register EEP_OFAF to 1, all the used output channels are turned off
even though the LED open-circuit is only detected on one channel. If one-fails-all-fail protection is disabled by
setting EEPROM register EEP_OFAF to 0, only failed channels are turned off.
In fail-safe states, the TPS929120-Q1 retries the failed channel with low-current retry pulses every 10 ms. The
pulse width T(ODPW) is programmable by CONF_ODPW, and the retry current is set by CONF_ODIOUT. If the
retry is succeed, the device automatically releases the ERR pin and clear the flag registers. If the
CONF_DIAGENCHx is set to 0, the open-circuit fault is ignored.
7.3.6.7 LED Short-circuit Diagnostics in Fail-safe State
The TPS929120-Q1 has internal analog comparators to monitor all channel outputs with respect to a fixed
threshold. If the device has detected channel voltage below threshold, it sets FLAG_SHORTCHx accordingly.
The FLAG_OUT and FLAG_ERR are set as well.
The short-circuit detection is only enabled during PWM-ON state with programmable minimal pulse width of
T(ODPW) + T(SHORT_deg). The T(ODPW) is programmable by register CONF_ODPW. If PWM on-time is less than
T(ODPW) + T(SHORT_deg), the device cannot report any short-circuit fault. When the voltage V(OUTx) is below
threshold V(SG_th_rising) with duration longer than deglitch timer length of T(ODPW) + T(SHORT_deg), the device turns off
the current output on the LED short-circuit channels, pulls the ERR pin down with constant current sink to report
fault, and sets flag registers including FLAG_SHORTCHx, FLAG_OUT and FLAG_ERR. If any channel is
disabled by CONF_ENCHx to 0, the LED short-circuit diagnostics skip the channel. If one-fails-all-fail protection
is enabled by setting EEPROM register EEP_OFAF to 1, all the used output channels are turned off even though
the LED short-circuit is only detected on one channel. If one-fails-all-fail protection is disabled by setting
EEPROM register EEP_OFAF to 0, only failed channels are turned off.
In fail-safe states, the TPS929120-Q1 retries the failed channel with a low-current retry pulses in every 10 ms.
The pulse width T(ODPW) is programmable by CONF_ODPW, and the retry current is set by CONF_ODIOUT. If
the retry is succeed, the device turns on the channel current, automatically release the ERR pin and clears the
flag registers. If the CONF_DIAGENCHx is set to 0, the short-circuit fault is ignored.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.3.6.8 EEPROM CRC Error in Fail-safe State
The TPS929120-Q1 automatically reloads all EEPROM code into the corresponding configuration registers every
time after entering the fail-safe state. The TPS929120-Q1 implements a EEPROM CRC check after loading the
EEPROM code to configuration register in fail-safe state. The calculated CRC result are sent to register
CALC_EEPCRC and compared to the data in EEPROM register EEP_CRC, which stores the CRC code for all
EEPROM registers. If the code in register CALC_EEPCRC is not matched to the code in register EEP_CRC, the
TPS929120-Q1 turns off all channels output, pulls the ERR pin down with constant current sink to report the
fault, and sets the registers including FLAG_EEPCRC and FLAG_ERR to 1. The CRC code for all the EEPROM
registers must be burnt into EEPROM register EEP_CRC in the end of production line. The CRC code algorithm
is described in EEPROM CRC Error in Normal State.
30
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Table 4. Diagnostics Table in Fail-safe State
FAULT
ACTIONS
FAULT TYPE
DETECTION CRITERIA
CONDITIONS
FAULT OUTPUT
ERR PIN
RECOVERY
FLAG_POR
FLAG_ERR
Device switch to Automatically clears
V(SUPPLY) < V(POR_falling)
or
V(LDO) < V(LDO_POR_falling)
Device switch to INIT state when
all voltage rails are good.
Clear fault flag with CLR_POR
Supply UVLO
No action
POR state
flag register and
recover upon fault
removal.
Automatically clear fault flags
when supply voltage is above
threshold.
Low-supply
warning
Disable fault type FLAG_ADCLOWSUP
V(SUPPLY) < V(ADCLOWSUPTH)
No action
*
FLAG_ERR
V(REF) < V(REF_SHORT_th)
or
I(REF) < I(REF_OPEN_th)
Automatically recover, release
ERR and clear fault flags upon
fault removal.
Turn off all
channels
FLAG_REF
FLAG_ERR (maskable) down (maskable)
Constant pulled
Reference fault
Automatically recover, release
ERR and clear fault flags upon
fault removal.
Overtemperature
protection
Turn off all
channels
FLAG_TSD Constant pulled
FLAG_ERR (maskable) down (maskable)
T(J) > T(TSD)
PWM pulse width greater than Turn off the failed
V(SUPPLY) - V(OUTx) < V(OPEN_th_rising)
and
FLAG_OPENCHx
Constant pulled
Automatically recover, release
ERR and clear fault flags upon
fault removal.
LED open-circuit
fault *
T(ODPW) + T(OPEN_deg)
CONF_ENCHx = 1
channels and
retries every
10ms
FLAG_OUT (maskable)
down (maskable)
V(SUPPLY) > V(ADCLOWSUPTH)
FLAG_ERR (maskable)
CONF_DIAGENCHx = 1
PWM pulse width greater than Turn off the failed
FLAG_SHORTCHx
Constant pulled
Automatically recover, release
ERR and clear fault flags upon
fault removal.
LED short-circuit
fault
T(ODPW) + T(SHORT_deg)
CONF_ENCHx = 1
channels and
retries every
10ms
V(OUTx) < V(SG_th_rising)
FLAG_ERR (maskable)
down (maskable)
FLAG_OUT (maskable)
CONF_DIAGENCHx = 1
Automatically recover, release
ERR and clear fault flags upon
fault removal.
EEPROM CRC
error
CALC_EEPCRC is different
EEP_CRC
Turn off all
channels
FLAG_EEPCRC
FLAG_ERR (maskable) down (maskable)
Constant pulled
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.4 Device Functional Modes
Under-voltage-
lock-out
Supply Good and
LDO Good
Initialization State
(INIT)
POR State
(POR)
Configurable Init Delay
EEP_INITTIMER
0h: 0ms 8h: 200us
1h: 50ms 9h: 100us
2h: 20ms Ah: 50us
3h: 10ms Bh: 50us
Fail-Safe State 0
(FAILSAFE0)
4h: 5ms
5h: 2ms
6h: 1ms
Ch: 50us
Dh: 50us
Eh: 50us
7h: 500us Fh: 50us
FS pin
= low
FS pin
= high
Programmable
Output Failure State
(OUTFAIL)
Normal State
(NORMAL)
Clear Fail-safe
CLR_FS = 1
EEPROM Program
Sequence
REF pin = high
Or
Fail-Safe State 1
(FAILSAFE1)
EEP_ INTADDR = 0
CONF_EEPGATE = 09h,
02h, 09h, 01h, 02h, 00h
CONF_EEPMODE = 1
CONF_STAYINEEP = 1
CONF_STAYINEEP
0: Disable
1: Enable
WDTimer
CONF_WDTIMER
0h: Disable 8h: 50ms
Program State
(PROG)
1h: 200us
2h: 500us
3h: 1ms
9h: 100ms
Ah: 200ms
Bh: 500ms
4h: 2ms
5h: 5ms
6h: 10ms
7h: 20ms
Ch: Direct to FS
Dh: Direct to FS
Eh: Direct to FS
Fh: Direct to FS
Figure 36. Device Functional Mode Statemachine
7.4.1 POR State
Upon power up, the TPS929120-Q1 enters power-on-reset (POR) state. In this mode, registers are cleared,
outputs are disabled, and the device cannot be accessed through the FlexWire interface.
Once both the supply and LDO are above their UVLO threshold, the device switches to Initialization state (INIT).
If any of the supply fails below UVLO threshold in other states, the device immediately switches to POR state.
7.4.2 Initialization State
The initialization state is designed to allow master controller to have enough time to power up before the device
automatically gets into fail-safe states. INIT mode has a configurable delay programmed by 4-bit E2PROM
register EEP_INITTIMER. Once the delay counter is reached, the device changes to normal state. In INIT state,
the communication between master controller and the TPS929120-Q1 is enabled through FlexWIre interface. If
the master controller sets CLR_POR to 1, the device immediately switches to normal state. In Initialization state,
device automatically load register map default values, which can be programmed by E2PROM. The channel
enable register CONF_ENCHx are all 0 to avoid unwanted blinking.
7.4.3 Normal State
Once the TPS929120-Q1 is in normal state, the device operates under master control for LED animation and
diagnostics using a FlexWire interface. The TPS929120-Q1 integrates a watchdog timer to monitor the
communication on FlexWire. The watchdog timer is programable by a 4-bit register CONF_WDTIMER for 13
options. The timer in TPS929120-Q1 starts to count when there is no instruction received from master controller.
The TPS929120-Q1 enters fail-safe states when the timer overflows. The device can be also forced into fail-safe
states anytime in normal state by setting CONF_FORCEFS to 1.
32
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Device Functional Modes (continued)
7.4.4 Fail-Safe States
When the TPS929120-Q1 is entering fail-safe states from normal state, all the registers are set to default value
or reloaded from EEPROM. The TPS929120-Q1 provides two sets of channel enable configuration in fail-safe
states, programmable by EEP_FS0CHx and EEP_FS1CHx. In fail-safe state 0, the channel-enable register
CONF_ENCHx automatically loads code from EEP_FS0CHx; in fail-safe state 1, the channel-enable register
CONF_ENCHx automatically loads code from EEP_FS1CHx. The fail-safe state is selective by FS pin voltage.
The fail-safe state 1 is selected by pulling the FS pin to high, otherwise the fail-safe state 0 is selected. The flag
register FLAG_EXTFS shows the FS input level at real-time. If FS pin input voltage is logic high, the
FLAG_EXTFS is set to 1.The device does not reset diagnostics status or FLAG registers when switching
between two fail-safe states.
Setting CONF_FORCEFS to 1 forces the device into fail-safe state from normal state. The TPS929120-Q1 can
quit from fail-safe state to normal state by setting CLR_FS to 1 with FLAG registers cleared. The
CONF_CLRLOCK register is automatically set to 1 when the TPS929120-Q1 goes into the fail-safe state to
prevent the modification of configuration register by mistake. To get out of fail-safe states to normal state,
CONF_CLRLOCK register must be cleared to 0 before setting CLR_FS to 1.
The fail-safe states also allows the TPS929120-Q1 operating as standalone device without master controlling in
the system. The ERR pin is used as fault indicator to achieve one-fails-all-fail or one-fails-others-on diagnostics
requirement. When low quiescent current in fault mode is required, all channels must be set as one-fails-all-fail.
In this case, if fault is triggered, the device goes into low current fault mode and disables FlexWire interface to
save quiescent current.
7.4.5 Program State
The TPS929120-Q1 can enter EEPROM program state by pulling up the REF pin voltage to 5 V or writing
multiple configuration registers to enter EEPROM program state. The TPS929120-Q1 ignores diagnostics and
fault input except supply or LDO UVLO and overtemperature protection in EEPROM program state. Refer to
EEPROM Programming for details of getting into program state.
7.4.6 Programmable Output Failure State
The TPS929120-Q1 has a unique programmable output failure state. If there is a failure detected in fail-safe
states, the TPS929120-Q1 automatically goes into OUTFAIL state. The EEPROM register EEP_OFAF
determines whether the result behavior of output failure is one-fails-all-fail or one-fails-others-on.
As different channels may serve different functions, diagnostics requirements are different as well.
CONF_DIAGENCHx is able to control diagnostics for every channel. For channels that requires one-fails-all-fail
with ERR pin as the fault bus, the fault enable register CONF_DIAGENCHx must be set to 1 and EEP_OFAF to
1. For channels that requires one-fails-others-on in fail-safe states, the fault enable register CONF_DIAGENCHx
must be set 1 and EEP_OFAF to 0. In case the channel diagnostics is not needed, set the CONF_DIAGENCHx
to 0. Details as described in Table 5. The register CONF_DIAGENCHx automatically loads the code from
EEPROM register EEP_DIAGENCHx as well as other configuration registers every time entering fail-safe state.
7.4.7 ERR Output
The ERR pin is a programmable fault indicator pin. It can be used as an interrupt output to master controller in
case there is any fault in normal mode. In fail-safe states, the ERR pin can be used as an output to other ERR
pin of other TPS929120-Q1 to realize one-fails-all-fail at system level. The ERR pin is a open-drain output with
current limit up to I(PD_ERR). TI recommends a <10-kΩ external pullup resistor from the ERR pin to the same IO
voltage of master controller.
In normal state, when a fault is triggered, depending on the fault type, the ERR pin is either pulled down
constantly or pulled down for a single pulse. Once an ERR output is triggered, the master controller must take
action to deal with the failure and reset the fault flag. Otherwise the ERR pin cannot be pulled down again. For
non-critical faults, the TPS929120-Q1 pulls down the ERR pin with a duration of 50 µs and release; for critical
faults, device constantly pulls down ERR as described in Table 3. In normal state, basically the TPS929120-Q1
only reports the faults to the master controller for most of the failure and takes no actions except supply or LDO
UVLO and overtemperature. The master controller determine what action to take according to the type of the
failure.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Device Functional Modes (continued)
The TPS929120-Q1 provides a forced-error feature to validate the error feedback-loop integrity in normal state.
In normal state, if microcontroller sets CONF_FORCEERR to 1, the FLAG_ERR is set 1 and pulls down ERR
output with a pulse of 50 µs accordingly. The CONF_FORCEERR automatically returns to 0.
In fail-safe states, the ERR pin is used as fault bus. When there is any output failure reported, the ERR is pulled
down by internal current sink I(PD_ERR). The TPS929120-Q1 monitors the voltage of the ERR pin. If the one-fails-
all-fail diagnostics is enabled by setting register EEP_OFAF to 1, all current output channels are turned off, as
well as diagnostics, when the ERR pin voltage is low. If register EEP_OFAF is 0, the device only turns off the
failed channel with alive channels diagnostics enabled.
Table 5. One-Fails-All-Fail Feature in Fail-safe States
EEP_OFAF = 1
EEP_OFAF = 0
All OUT channel OFF if any one OUT failure is
detected
ERR = 0
ERR = 1
Only detected failed OUT OFF
Only detected failed OUT OFF
Only failed OUT OFF
If multiple TPS929120-Q1 devices are used in one application, tying the ERR pins together achieves the one-
fails-all-fail behavior in fail-safe states without master controlling. Any one of TPS929120-Q1 reports fault by
pulling the ERR pin to low, and the low voltage on ERR bus is detected by other TPS929120-Q1 as Figure 37
illustrated. If the register EEP_OFAF is set to 1 for all TPS929120-Q1 devices having theERR pins tied together,
all TPS929120-Q1 devices turn off current for all output channels.
VDD
10 kꢀ
TPS929120-Q1
ERR
Digital
Core
FLAG_ERR
TPS929120-Q1
ERR
Digital
Core
FLAG_ERR
Figure 37. ERR Internal Block Diagram
7.4.8 Register Default Data
The TPS929120-Q1 has two types of configuration registers. The registers address between 00h to 0Bh, 20h to
2Bh and 50h to 5Bh, have the almost same set of EEPROM mirror registers from 80h to 8Bh, A0h to ABh and
C0h to CBh. These registers load the code from the corresponding EEPROM registers by the following
operations:
•
•
The TPS929120-Q1 starts from POR.
The TPS929120-Q1 restarts from supply or LDO UVLO triggered.
34
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
•
•
•
•
The TPS929120-Q1 enters fail-safe mode by watchdog timer timeout.
Writing CONF_FORCEFS to 1 to force TPS929120-Q1 into fail-safe mode.
Writing CLR_REG to 1 to reset all registers to default code.
Writing CONF_EEPREADBACK to 1 to reload all registers from corresponding EEPROM.
For other configuration registers without corresponding EEPROM are cleared to default values by following
operations:
•
•
•
•
•
The TPS929120-Q1 starts from POR.
The TPS929120-Q1 restarts from supply or LDO UVLO triggered.
The TPS929120-Q1 enters fail-safe mode by watchdog-timer timeout.
Writing CONF_FORCEFS to 1 to force TPS929120-Q1 into fail-safe mode.
Writing CLR_REG to 1 to reset all registers to default code.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.5 Programming
7.5.1 FlexWire Protocol
7.5.1.1 Protocol Overview
The FlexWire is a UART-based protocol supported by most microcontroller units (MCU), Each frame contains
multiple bytes started with a synchronization byte. The synchronization byte allow LED drivers to synchronize
with master MCU frequency, therefore saving the extra cost on high precision oscillators that are commonly used
in UART / CAN interfaces. Each byte has 1 start bit, 8 data bits, 1 stop bit, no parity check. The LSB data follows
the start bit as Figure 38 described. The FlexWire supports adaptive communication frequency ranging from
10kHz to 1MHz. The protocol supports master-slave with star-connected topology.
Start
Stop
Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7
Figure 38. One Byte Data Structure
The FlexWire is designed robust for automotive environment. Once the slave device receives a communication
frame, it firstly verifies its CRC byte. Only when CRC is verified, the slave device sends out response frame and
clears the watchdog timer. In addition, if one communication frame is interrupted in the middle without any bus
toggling for a period longer than timeout timer T(FLTIMEOUT), the TPS929120-Q1 resets the communication and
wait for next communication starting from synchronization byte. It is also required for idle period between bytes
within T(FLTIMEOUT). The timeout timer T(FLTIMEOUT) is programmable by configuration register CONF_FLTIMEOUT.
TI recommends using a longer timeout setting for low baud rate communication to avoid unintended timeout and
using a shorter timeout setting for high baud rate communication.
If communication CRC check fails, the TPS929120-Q1 ignores the message without sending the feedback. The
master does not receive any feedback if the communication is unsuccessful. In this case, the communication can
be reset by keeping communication bus idle for T(FLTIMEOUT) , which forces the TPS929120-Q1 to clear its cache
and be ready for new communication.
FlexWire supports both write and readback. Both write or readback communication supports burst mode for high
throughput and single-byte mode. Figure 39 describes the frame structure of a typical single-byte write action.
The master frame consists of SYNC, DEV_ADDR, REG_ADDR, DATA and CRC bytes. Once CRC is verified,
the slave immediately feeds back ACK byte. Figure 40 describes the frame structure of a typical single-byte
readback action. The master frame consists of SYNC, DEV_ADDR, REG_ADDR, and CRC bytes. Once CRC is
verified, the slave immediately feeds back DATA and ACK bytes.
SYNC
DEV_ADDR
REG_ADDR
DATA
CRC
RX
STATUS
CRC
TX
Figure 39. Single-Byte Write Command With Status Feedback
SYNC
DEV_ADDR
REG_ADDR
CRC
RX
TX
DATA
CRC
Figure 40. Single-Byte Readback Command
Table 6. Frame-Byte Description
BYTE NAME
SYNC
LENGTH (byte)
DESCRIPTION
1
1
Synchronization byte from master
DEV_ADDR
Device address bit, r/w, broadcast, burst mode
36
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Programming (continued)
Table 6. Frame-Byte Description (continued)
BYTE NAME
REG_ADDR
DATA_N
LENGTH (byte)
1
DESCRIPTION
Register address
Variable (1, 2, 4, 8)
N-th byte data content
Cyclic redundancy check (CRC) for DEV_ADDR, REG_ADDR and all
DATA bytes
CRC
1
1
STATUS
Acknowledgment (Return FLAG0 register value)
7.5.1.2 UART Interface Address Setting
Each FlexWire bus supports maximum 16 slave devices. The TPS929120-Q1 has 3 pinouts including ADDR2,
ADDR1, and ADDR0 for slave address configuration. There are additional 4-bit EEPROM register to program the
slave address of the TPS929120-Q1. The EEPROM register EEP_INTADDR sets the device slave address by
either address pins setup or internal EEPROM register code.
If EEP_INTADDR is 1, the device uses the binary code burnt in EEPROM register EEP_DEVADDR as slave
address as shown in Table 7 . In this conditions, the ADDR2 pin is used for external clock input for internal PWM
generator as described in External Clock Input for PWM Generator (CLK), however ADDR1 and ADDR0 pins are
used for external PWM inputs to directly control the current output as described in External PWM Input (PWM0
and PWM1).
If EEP_INTADDR is 0, the device uses EEP_DEVADDR[3] code together with external inputs on ADDR2,
ADDR1 and ADDR0 as shown in Table 7 and ignore EEP_DEVADDR[2:0] code.
The address 0h to Fh can be used as slave address for up to 16 pieces of TPS929120-Q1 in same FlexWire
bus. In broadcast mode, 0h must be used for all slave devices address. It is not allowed to have two
TPS929120-Q1 sharing the same slave address either setting by internal EEPROM register EEP_DEVADDR or
address pins configuration on ADDR2, ADDR1 and ADDR0.
Table 7. Device Address Setting
INTERNAL ADDRESS SETTING
BIT2 BIT1
EEP_DEVAD EEP_DEVAD EEP_DEVAD EEP_DEVAD EEP_DEVAD
EXTERNAL ADDRESS SETTING
Addres
s(HEX)
BIT3
BIT0
BIT3
BIT2
BIT1
BIT0
ADDR2
ADDR1
ADDR0
DR[3]
DR[2]
DR[1]
DR[0]
DR[3]
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
37
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.5.1.3 Status Response
When the TPS929120-Q1 as a slave device receives a non-broadcast frame, it first verifies the CRC byte. Once
CRC check is succeed, the TPS929120-Q1 sends out the device status of FLAG0 register byte followed by CRC
byte.
Every communication requires CRC verification to make sure the integrity for the data transaction. In broadcast
mode, TPS929120-Q1 does not send out ack response.
7.5.1.4 Synchronization Byte
The first byte data sent from master controller to TPS929120-Q1 is synchronization frame (SYNC). The master
controller sends the clock signal to TPS929120-Q1 through outputting 01010101 binary code in first frame. The
TPS929120-Q1 adaptively uses the same clock to communicate with master by synchronization of internal high
frequency clock. To avoid clock drift over time, the synchronization byte is always required for each new
instruction transaction on FlexWire interface. With this approach, the communication reliability is improved, and
the cost for external crystal oscillator is saved. Figure 41 is the timing diagram for synchronization frame and
device address frame.
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7
ST
1
0
1
0
1
0
1
0
SP
ST
0
0
0
1
0
0
0
1
SP
RX
Sync Frame
0x55
DEV_ADDR Frame
0x88
Copyright © 2017, Texas Instruments Incorporated
Figure 41. Synchronization Byte
7.5.1.5 Device Address Byte
The device address byte, DEV_ADDR frame follows the SYNC frame. There are total 8 bits binary code in
device address byte. The detail definition for each bit function is described in Table 8. The DEVICE_ADDR
register is required to set to 0000b for broadcast mode, otherwise the broadcast mode can not be enabled.
Table 8. DEV_ADDR Byte
BIT
FIELD
DESCRIPTION
3-0
DEVICE_ADDR
Target device address.
00b: Single-byte mode with 1 byte of data; 01b: Bust mode with 2 bytes of data;
10b: Burst mode with 4 bytes of data; 11b: Burst mode with 8 bytes of data
5-4
DATA_LENGTH
6
7
BROADCAST
READ/WRITE
Broadcast mode. 1: Broadcast (DEVICE_ADDR =0000b); 0: Single-device only
Read / Write mode. 1: Write mode; 0: Read mode
7.5.1.6 Register Address Byte
The register address byte, REG_ADDR frame follows the device address frame. There are total 8 bits binary
code in register address byte. The maximum allowed register address is 255. Figure 42 is the timing diagram for
register address frame and data frame.
Table 9. REG_ADDR Byte
BIT
FIELD
DESCRIPTION
0 - 7
REG_ADDR
Register address.
38
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7
RX
ST
1
1
1
0
1
0
1
0
SP
ST
0
1
0
1
0
0
0
1
SP
REG_ADDR Frame
0x57
Data Frame N
0x8A
Copyright © 2017, Texas Instruments Incorporated
Figure 42. Address and Data Bytes
7.5.1.7 Data Frame
The data bytes, data frame follows the register address byte. The TPS929120-Q1 supports single-data-byte, or
multiple-data-byte writing in one time data transaction. The number of data byte is defined in the device address
byte as introduced in Table 8. There are total 4 options including 1 data byte, 2, 4, or 8 data bytes.
Table 10. DATA Byte
BIT
FIELD
DESCRIPTION
0 - 7
DATA
Data
7.5.1.8 CRC Frame
The CRC data byte follows the data byte as the final byte in the end of one data transaction to ensure the
TPS929120-Q1 correctly receiving all the data bytes from master controller. The master controller must calculate
the CRC value for all bytes binary code including device address byte, register address byte, data bytes and
send it to TPS929120-Q1 to end the one time communication. The TPS929120-Q1 receives all bytes data,
calculates the CRC and compares the calculated CRC code with received CRC code. If two CRC codes do not
match each other, the TPS929120-Q1 ignores the data transaction and wait for next data transaction without
reset FlexWire watchdog timer, WDTIMER. The CRC algorithm is same to the EEPROM CRC diagnostics as
described in EEPROM CRC Error in Normal State. The initial code for CRC is FFh as well.
Table 11. CRC Byte
BIT
FIELD
DESCRIPTION
0 - 7
CRC
CRC Residual
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7
ST
0
0
0
1
0
1
0
1
SP
RX
CRC
0xA8
Copyright © 2017, Texas Instruments Incorporated
Figure 43. CRC Byte
7.5.1.9 Burst Mode
The TPS929120-Q1 with FlexWire protocol supports burst mode for multiple data bytes writing and reading in
one data transaction cycle to accelerate the communication between the master controller and slaves. Figure 44
shows the data format for multiple data bytes write, and Figure 45 shows the data format for multiple data bytes
read. The DATA_1 is written to the register in REG_ADDR address, and the following DATA_2 to DATA_N are
written to the registers in REG_ADDR+1 to REG_ADDR+N address sequentially for multiple bytes write. For
multiple data read, the DATA_1 is read from the register in REG_ADDR address, and the following DATA_2 to
DATA_N are read from the registers in REG_ADDR+1 to REG_ADDR+N address sequentially.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
SYNC
DEV_ADDR
REG_ADDR
DATA_1
DATA_N
CRC
RX
TX
STATUS
CRC
Figure 44. Multiple Data Bytes Write in Burst Mode
SYNC
DEV_ADDR
REG_ADDR
CRC
RX
TX
DATA_1
DATA_N
CRC
Figure 45. Multiple Data Bytes Read in Burst Mode
7.5.2 Registers Lock
The TPS929120-Q1 provides registers content lock feature to prevent unintended modification of registers. There
are 4 register lock bits for different type of registers covering all registers. The 4 lock register bits is set to 1 as
default, which means the master controller must the set lock bit to 0 before write operation to the corresponding
registers. TI recommends locking the register after register writing operations.
•
•
•
•
Setting CONF_IOUTLOCK to 1 disables write operation to IOUTx registers.
Setting CONF_PWMLOCK to 1 disables write operation to PWMx and PWMLx registers.
Setting CONF_CONFLOCK to 1 disables write operation to CONFx registers.
Setting CONF_CLRLOCK to 1 disables write operation to CLRx registers.
7.5.3 All Registers CRC Check
The TPS929120-Q1 has a 8-bit register CALC_CONFCRC to store the calculated CRC result for all registers
listed in Table 12. The master controller can read back the data in CALC_CONFCRC to quickly check any
untended change of registers without reading back all configuration registers. The CRC algorithm is same to the
EEPROM CRC diagnostics as described in EEPROM CRC Error in Normal State. The initial code for CRC is
FFh as well.
7.5.4 EEPROM Programming
The TPS929120-Q1 has a user-programmable EEPROM with high reliability for automotive applications. All the
EEPROM registers have internal shadow registers used as buffer for programming only. The TPS929120-Q1
supports two solutions for individual chip selection through pulling REF pin high or through device address
configuration by address pin.
7.5.4.1 Chip Selection by Pulling REF Pin High
The TPS929120-Q1 supports using REF pin as chip-select during EEPROM programming. Considering multiple
TPS929120-Q1 devices connected on one FlexWire bus before burning EEPROM, the slave address for all
TPS929120-Q1 are all same before programming in case internal EEPROM register EEP_DEVADDR is used for
slave address setup. The EEPROM burning instruction can be sent to target TPS929120-Q1 by pulling the REF
pin of the target TPS929120-Q1 to 5 V. Once the REF pin is pulled up to 5 V, the TPS929120-Q1 ignores the
device address set up by ADDR2/ADDR1/ADDR0 pins or EEPROM programmed device address in
EEP_DEVADDR. The master controller must send out data to target TPS929120-Q1 with device address as 0h
and not in broadcast mode (Write 0 to bit 6 in device address byte).
7.5.4.2 Chip Selection by ADDR Pins configuration
The TPS929120-Q1 also supports using configuration on ADDR2/ADDR1/ADDR0 pins to determine the slave
address for TPS929120-Q1 if multiple TPS929120-Q1 devices are connected on same FlexWire interface. It is
recommended to use this approach for applications with eight or less than eight of TPS929120-Q1 in same
FlexWire interface. The master controller can send out register data to target TPS929120-Q1 with device
address matched to the ADDR2/ADDR1/ADDR0 pins configuration and not in broadcast mode (Write 0 to bit 6 in
device address byte).
40
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.5.4.3 EEPROM Register Access and Burn
After selecting the target TPS929120-Q1 for EEPROM burning, the master controller must send a serial data
bytes to register CONF_EEPGATE, set 1 to CONF_EEPMODE and set 1 to register CONF_STAYINEEP one by
one in below sequency to finally enable the EEPROM register access. Each data written must be a single-byte
operation instead of burst-mode operation.
Chip is selected by pulling REF pin high, below instruction is required to access the EEPROM register.
•
•
•
Write 09h, 02h, 09h, 01h, 02h, 00h to 8-bit register CONF_EEPGATE one-byte by one-byte sequentially.
Write 1 to 1-bit register CONF_EEPMODE
Write 1 to 1-bit register CONF_STAYINEEP
Chip is selected by ADDR pins configuration, below instruction is required to access the EEPROM register.
•
•
•
Write 00h, 02h, 01h, 09h, 02h, 09h to 8-bit register CONF_EEPGATE one-byte by one-byte sequentially.
Write 1 to 1-bit register CONF_EEPMODE
Write 1 to 1-bit register CONF_STAYINEEP
The EEPROM registers of the TPS929120-Q1 can be overwritten after the access enabled. Then master
controller can set CONF_EEPPROG to 1 to start the burning of all the EEPROM register. The data for EEPROM
register is only stored in EEPROM shadow register without burning into true EEPROM cell before setting
CONF_EEPPROG to 1. The data is lost after POR cycle if it is not burnt to EEPROM cell. The
CONF_EEPPROG automatically returns to 0 at the next clock cycle. The programming takes around 200 ms and
flag register FLAG_PROGREADY is 0 during programming. It is important to keep device power supply stable for
at least 200 ms after writing 1 to CONF_EEPPROG to make sure solid and robust burning. After programming is
done, the FLAG_PROGREADY is automatically set to 1. The detail flow chart is described in Figure 46.
The EEPROM cells for TPS929120-Q1 can be overwritten and burnt for up to 1000 times. The one time
EEPROM burning is counted once the register CONF_EEPPROG is set to 1 even though the EEPROM data is
not changed at all.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
START
ADDR pin for
device address?
Y
Write 1h to
CONF_EEPMODE
N
Pull High REF Pin
DEV_ADDR = 00h
Write 1h to
CONF_STAYINEEP
Write data to
EEPROM including
CRC
Write 00h to
CONF_EEPGATE
Write 09h to
CONF_EEPGATE
Write 02h to
CONF_EEPGATE
Write 02h to
CONF_EEPGATE
Write 01h to
CONF_EEPPROG
Write 01h to
CONF_EEPGATE
Write 09h to
CONF_EEPGATE
Keep supply stable
and wait for 200ms
Y
ADDR pin for
device address?
Write 09h to
CONF_EEPGATE
Write 01h to
CONF_EEPGATE
N
Write 02h to
CONF_EEPGATE
Write 02h to
CONF_EEPGATE
Release REF pin
Write 0h to
CONF_STAYINEEP
to Normal mode
Write 09h to
CONF_EEPGATE
Write 00h to
CONF_EEPGATE
END
Figure 46. Programming Sequence
42
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.5.4.4 EEPROM Program State Exit
The REF pin can be released after EEPROM burning if it is pulled high to 5 V for chip selection. The REF pin
must be kept high during all EEPROM program state.
The TPS929120-Q1 can quit the EEPROM program state to normal state after burning by writing 0 to register
CONF_STAYINEEP. TI recommends reloading the EEPROM data to the registers after EEPROM burning by set
1 to CLR_REG.
7.5.4.5 Reading Back EEPROM
The TPS929120-Q1 supports EEPROM data reading back for both shadow registers and EEPROM cells. When
the register CONF_READSHADOW is set to 1, reading back for certain EEPROM registers address returns
shadow registers content. When the register CONF_READSHADOW is set to 0, reading back for certain
EEPROM registers address returns content in EEPROM cell.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
43
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6 Register Maps
CAUTION
All the RESERVED bits in register and EEPROM are set to 0b in TI manufacture. All the RESERVED bits in both register and
EEPROM must be written to 0b in case of unavoidable register and EEPROM writing.
Table 12. Register Map
ADDR
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
NAME
IOUT0
IOUT1
IOUT2
IOUT3
IOUT4
IOUT5
IOUT6
IOUT7
IOUT8
IOUT9
IOUT10
IOUT11
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
DEFAULT
EEPI0
EEPI1
EEPI2
EEPI3
EEPI4
EEPI5
EEPI6
EEPI7
EEPI8
EEPI9
EEPI10
EEPI11
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
CONF_IOUT0
CONF_IOUT1
CONF_IOUT2
CONF_IOUT3
CONF_IOUT4
CONF_IOUT5
CONF_IOUT6
CONF_IOUT7
CONF_IOUT8
CONF_IOUT9
CONF_IOUT10
CONF_IOUT11
20h
21h
22h
23h
24h
25h
26h
27h
28h
29h
2Ah
2Bh
PWM0
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
PWM7
PWM8
PWM9
PWM10
PWM11
CONF_PWMOUT0
EEPP0
EEPP1
EEPP2
EEPP3
EEPP4
EEPP5
EEPP6
EEPP7
EEPP8
EEPP9
EEPP10
EEPP11
CONF_PWMOUT1
CONF_PWMOUT2
CONF_PWMOUT3
CONF_PWMOUT4
CONF_PWMOUT5
CONF_PWMOUT6
CONF_PWMOUT7
CONF_PWMOUT8
CONF_PWMOUT9
CONF_PWMOUT10
CONF_PWMOUT11
40h
41h
PWML0
PWML1
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
CONF_PWMLOWOUT0
CONF_PWMLOWOUT1
0Fh
0Fh
44
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Register Maps (continued)
Table 12. Register Map (continued)
ADDR
42h
43h
44h
45h
46h
47h
48h
49h
4Ah
4Bh
NAME
PWML2
PWML3
PWML4
PWML5
PWML6
PWML7
PWML8
PWML9
PWML10
PWML11
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
DEFAULT
0Fh
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
CONF_PWMLOWOUT2
CONF_PWMLOWOUT3
CONF_PWMLOWOUT4
CONF_PWMLOWOUT5
CONF_PWMLOWOUT6
CONF_PWMLOWOUT7
CONF_PWMLOWOUT8
CONF_PWMLOWOUT9
CONF_PWMLOWOUT10
CONF_PWMLOWOUT11
0Fh
0Fh
0Fh
0Fh
0Fh
0Fh
0Fh
0Fh
0Fh
50h
51h
CONF_EN0
CONF_EN1
CONF_ENCH7
RESERVED
CONF_ENCH6
RESERVED
CONF_ENCH5
RESERVED
CONF_ENCH4
RESERVED
CONF_ENCH3
CONF_ENCH2
CONF_ENCH1
CONF_ENCH0
CONF_ENCH8
00h
00h
CONF_ENCH11 CONF_ENCH10 CONF_ENCH9
CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN
54h
55h
CONF_DIAGEN0
CONF_DIAGEN1
EEPM4
EEPM5
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN CONF_DIAGEN
RESERVED
CONF_AUTOSS
RESERVED
RESERVED
RESERVED
CONF_EXPEN
CH11
CH10
CH9
CH8
56h
57h
58h
59h
5Ah
5Bh
CONF_MISC0
CONF_MISC1
CONF_MISC2
CONF_MISC3
CONF_MISC4
CONF_MISC5
CONF_LDO
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
EEPM6
EEPM7
EEPM8
EEPM9
EEPM10
EEPM11
CONF_PWMFREQ
CONF_FLTIMEOUT
CONF_ODIOUT
CONF_WDTIMER
CONF_REFRANGE
RESERVED
CONF_ADCLOWSUPTH
CONF_ODPW
RESERVED
RESERVED
RESERVED
RESERVED
CLR_POR
CONF_ADCSHORTTH
CONF_FORCEF
CONF_FORCE
ERR
60h
61h
62h
63h
CLR
RESERVED
RESERVED
RESERVED
RESERVED
CLR_REG
CLR_FS
CLR_FAULT
00h
0Fh
00h
00h
S
CONF_CLRLOC CONF_CONFL CONF_IOUTLO CONF_PWMLO
CONF_LOCK
CONF_MISC6
CONF_MISC7
RESERVED
RESERVED
K
OCK
CK
CK
CONF_STAYIN CONF_EEPREA
EEP DBACK
RESERVED
CONF_ADCCH
CONF_SHAREP
WM
CONF_READS CONF_EEPMO
HADOW DE
CONF_EXTCLK
CONF_MASKR CONF_MASKC CONF_MASKO CONF_MASKS CONF_MASKTS CONF_EEPPR CONF_SSSTAR CONF_INVDIAG
EF RC PEN HORT OG START
64h
65h
CONF_MISC8
CONF_MISC9
00h
00h
D
T
CONF_EEPGATE
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Register Maps (continued)
Table 12. Register Map (continued)
ADDR
NAME
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
DEFAULT
70h
FLAG0
RESERVED
FLAG_REF
FLAG_FS
FLAG_OUT
FLAG_PRETSD
FLAG_TSD
FLAG_POR
FLAG_ERR
03h
FLAG_PROGRE FLAG_ADCLO FLAG_ADCDON FLAG_ODREAD
71h
FLAG1
RESERVED
RESERVED
FLAG_EXTFS
FLAG_EEPCRC
X
ADY
ADC_SUPPLY
ADC_OUT
FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG
WSUP
E
Y
72h
73h
FLAG2
FLAG3
X
00h
74h
75h
FLAG4
FLAG5
00h
00h
CH7
CH6
CH5
CH4
CH3
FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG
CH11 CH10 CH9 CH8
CH2
CH1
CH0
RESERVED
RESERVED
RESERVED
RESERVED
77h
78h
FLAG7
FLAG8
CALC_EEPCRC
CALC_CONFCRC
FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH
EFh
X
7Bh
7Ch
7Dh
7Eh
FLAG11
FLAG12
FLAG13
FLAG14
00h
00h
00h
00h
7
6
5
4
3
2
1
0
FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH FLAG_OPENCH
11 10
RESERVED
RESERVED
RESERVED
RESERVED
9
8
FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC
H7
H6
H5
H4
H3
FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC FLAG_SHORTC
H11 H10 H9 H8
H2
H1
H0
RESERVED
RESERVED
RESERVED
RESERVED
46
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Table 13. EEPROM Map
ADDR
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
NAME
EEPI0
EEPI1
EEPI2
EEPI3
EEPI4
EEPI5
EEPI6
EEPI7
EEPI8
EEPI9
EEPI10
EEPI11
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
DEFAULT
3Fh
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
EEP_IOUT0
EEP_IOUT1
EEP_IOUT2
EEP_IOUT3
EEP_IOUT4
EEP_IOUT5
EEP_IOUT6
EEP_IOUT7
EEP_IOUT8
EEP_IOUT9
EEP_IOUT10
EEP_IOUT11
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
3Fh
A0h
A1h
A2h
A3h
A4h
A5h
A6h
A7h
A8h
A9h
AAh
ABh
EEPP0
EEPP1
EEPP2
EEPP3
EEPP4
EEPP5
EEPP6
EEPP7
EEPP8
EEPP9
EEPP10
EEPP11
EEP_PWMOUT0
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
EEP_PWMOUT1
EEP_PWMOUT2
EEP_PWMOUT3
EEP_PWMOUT4
EEP_PWMOUT5
EEP_PWMOUT6
EEP_PWMOUT7
EEP_PWMOUT8
EEP_PWMOUT9
EEP_PWMOUT10
EEP_PWMOUT11
C0h
C1h
C2h
C3h
EEPM0
EEPM1
EEPM2
EEPM3
EEP_FS0CH7
RESERVED
EEP_FS1CH7
RESERVED
EEP_FS0CH6
RESERVED
EEP_FS1CH6
RESERVED
EEP_FS0CH5
RESERVED
EEP_FS1CH5
RESERVED
EEP_FS0CH4
EEP_FS0CH3
EEP_FS0CH11 EEP_FS0CH10
EEP_FS1CH3 EEP_FS1CH2
EEP_FS1CH11 EEP_FS1CH10
EEP_FS0CH2
EEP_FS0CH1
EEP_FS0CH9
EEP_FS1CH1
EEP_FS1CH9
EEP_FS0CH0
EEP_FS0CH8
EEP_FS1CH0
EEP_FS1CH8
00h
00h
FFh
0Fh
RESERVED
EEP_FS1CH4
RESERVED
EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC
C4h
C5h
EEPM4
EEPM5
FFh
0Fh
H7
H6
H5
H4
H3
H2
H1
H0
EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC
RESERVED
RESERVED
RESERVED
EEP_LDO
RESERVED
RESERVED
RESERVED
EEP_EXPEN
H11
H10
EEP_DEVADDR
EEP_OFAF
H9
H8
C6h
C7h
EEPM6
EEPM7
00h
07h
EEP_PWMFREQ
EEP_INTADDR
EEP_REFRANGE
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
47
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Table 13. EEPROM Map (continued)
ADDR
C8h
NAME
EEPM8
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
DEFAULT
03h
RESERVED
EEP_FLTIMEOUT
EEP_ADCLOWSUPTH
EEP_ODPW
C9h
EEPM9
EEP_ODIOUT
EEP_WDTIMER
00h
CAh
CBh
CCh
CDh
CEh
CFh
EEPM10
EEPM11
EEPM12
EEMP13
EEMP14
EEPM15
EEP_INITTIMER
00h
EEP_ADCSHORTTH
00h
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
00h
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
00h
00h
EEP_CRC
B3h
48
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1 FullMap Registers
Table 14 lists the FullMap registers. All register offset addresses not listed in Table 14 should be considered as
reserved locations and the register contents should not be modified.
Table 14. FULLMAP Registers
Offset
0h
Acronym
IOUT0
Register Name
Section
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Output Current Setting for CH0
1h
IOUT1
Output Current Setting for CH1
2h
IOUT2
Output Current Setting for CH2
3h
IOUT3
Output Current Setting for CH3
4h
IOUT4
Output Current Setting for CH4
5h
IOUT5
Output Current Setting for CH5
6h
IOUT6
Output Current Setting for CH6
7h
IOUT7
Output Current Setting for CH7
8h
IOUT8
Output Current Setting for CH8
9h
IOUT9
Output Current Setting for CH9
Ah
IOUT10
Output Current Setting for CH10
Bh
IOUT11
Output Current Setting for CH11
20h
21h
22h
23h
24h
25h
26h
27h
28h
29h
2Ah
2Bh
40h
41h
42h
43h
44h
45h
46h
47h
48h
49h
4Ah
4Bh
50h
51h
54h
55h
56h
57h
58h
59h
PWM0
Output PWM Duty-cycle Setting for CH0
Output PWM Duty-cycle Setting for CH1
Output PWM Duty-cycle Setting for CH2
Output PWM Duty-cycle Setting for CH3
Output PWM Duty-cycle Setting for CH4
Output PWM Duty-cycle Setting for CH5
Output PWM Duty-cycle Setting for CH6
Output PWM Duty-cycle Setting for CH7
Output PWM Duty-cycle Setting for CH8
Output PWM Duty-cycle Setting for CH9
Output PWM Duty-cycle Setting for CH10
Output PWM Duty-cycle Setting for CH11
Output PWM Duty-cycle Setting Lower bits for CH0
Output PWM Duty-cycle Setting Lower bits for CH1
Output PWM Duty-cycle Setting Lower bits for CH2
Output PWM Duty-cycle Setting Lower bits for CH3
Output PWM Duty-cycle Setting Lower bits for CH4
Output PWM Duty-cycle Setting Lower bits for CH5
Output PWM Duty-cycle Setting Lower bits for CH6
Output PWM Duty-cycle Setting Lower bits for CH7
Output PWM Duty-cycle Setting Lower bits for CH8
Output PWM Duty-cycle Setting Lower bits for CH9
Output PWM Duty-cycle Setting Lower bits for CH10
Output PWM Duty-cycle Setting Lower bits for CH11
Channel Enable Register 0
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
PWM7
PWM8
PWM9
PWM10
PWM11
PWML0
PWML1
PWML2
PWML3
PWML4
PWML5
PWML6
PWML7
PWML8
PWML9
PWML10
PWML11
CONF_EN0
CONF_EN1
CONF_DIAGEN0
CONF_DIAGEN1
CONF_MISC0
CONF_MISC1
CONF_MISC2
CONF_MISC3
Channel Enable Register 1
Diagnostics Enable Register 0
Diagnostics Enable Register 01
Miscellanous Register 0
Miscellanous Register 1
Miscellanous Register 2
Miscellanous Register 3
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Table 14. FULLMAP Registers (continued)
Offset
5Ah
5Bh
60h
61h
62h
63h
64h
65h
70h
71h
72h
73h
74h
75h
77h
78h
7Bh
7Ch
7Dh
7Eh
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
A0h
A1h
A2h
A3h
A4h
A5h
A6h
A7h
A8h
A9h
AAh
ABh
C0h
C1h
C2h
Acronym
CONF_MISC4
CONF_MISC5
CLR
Register Name
Section
Miscellanous Register 4
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Go
Miscellanous Register 5
Configuration Register for Clear
CONF_LOCK
CONF_MISC6
CONF_MISC7
CONF_MISC8
CONF_MISC9
FLAG0
Configuration Register for LOCK
Miscellanous Register 6
Miscellanous Register 7
Miscellanous Register 8
Miscellanous Register 9
Device status flag register 0
FLAG1
Device status flag register 1
FLAG2
Device status flag register 2
FLAG3
Device status flag register 3
FLAG4
Device status flag register 4
FLAG5
Device status flag register 5
FLAG7
Device status flag register 7
FLAG8
Device status flag register 8
FLAG11
FLAG12
FLAG13
FLAG14
EEPI0
Device status flag register 11
Device status flag register 12
Device status flag register 13
Device status flag register 14
EEPROM Output Current Setting for CH0
EEPROM Output Current Setting for CH1
EEPROM Output Current Setting for CH2
EEPROM Output Current Setting for CH3
EEPROM Output Current Setting for CH4
EEPROM Output Current Setting for CH5
EEPROM Output Current Setting for CH6
EEPROM Output Current Setting for CH7
EEPROM Output Current Setting for CH8
EEPROM Output Current Setting for CH9
EEPROM Output Current Setting for CH10
EEPROM Output Current Setting for CH11
EEPROM Output PWM Duty-cycle Setting for CH0
EEPROM Output PWM Duty-cycle Setting for CH1
EEPROM Output PWM Duty-cycle Setting for CH2
EEPROM Output PWM Duty-cycle Setting for CH3
EEPROM Output PWM Duty-cycle Setting for CH4
EEPROM Output PWM Duty-cycle Setting for CH5
EEPROM Output PWM Duty-cycle Setting for CH6
EEPROM Output PWM Duty-cycle Setting for CH7
EEPROM Output PWM Duty-cycle Setting for CH8
EEPROM Output PWM Duty-cycle Setting for CH9
EEPROM Output PWM Duty-cycle Setting for CH10
EEPROM Output PWM Duty-cycle Setting for CH11
EEPROM Miscellaneous registers 0
EEPROM Miscellaneous registers 1
EEPROM Miscellaneous registers 2
EEPI1
EEPI2
EEPI3
EEPI4
EEPI5
EEPI6
EEPI7
EEPI8
EEPI9
EEPI10
EEPI11
EEPP0
EEPP1
EEPP2
EEPP3
EEPP4
EEPP5
EEPP6
EEPP7
EEPP8
EEPP9
EEPP10
EEPP11
EEPM0
EEPM1
EEPM2
50
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Table 14. FULLMAP Registers (continued)
Offset
C3h
C4h
C5h
C6h
C7h
C8h
C9h
CAh
CBh
CFh
Acronym
EEPM3
EEPM4
EEPM5
EEPM6
EEPM7
EEPM8
EEPM9
EEPM10
EEPM11
EEPM15
Register Name
Section
Go
EEPROM Miscellaneous registers 3
EEPROM Miscellaneous registers 4
EEPROM Miscellaneous registers 5
EEPROM Miscellaneous registers 6
EEPROM Miscellaneous registers 7
EEPROM Miscellaneous registers 8
EEPROM Miscellaneous registers 9
EEPROM Miscellaneous registers 10
EEPROM Miscellaneous registers 11
EEPROM CRC Check Value Registers
Go
Go
Go
Go
Go
Go
Go
Go
Go
Complex bit access types are encoded to fit into small table cells. Table 15 shows the codes that are used for
access types in this section.
Table 15. FullMap Access Type Codes
Access Type
Read Type
R
Code
Description
R
Read
Write Type
W
W
Write
Reset or Default Value
-n
Value after reset or the default
value
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
51
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.1 IOUT0 Register (Offset = 0h) [reset = X]
IOUT0 is shown in Figure 47 and described in Table 16.
Return to the Summary Table.
Figure 47. IOUT0 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT0
R/W-X
Table 16. IOUT0 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT0
R/W
X
Output current setting for OUT0
Load EEPI0 data when reset
52
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.2 IOUT1 Register (Offset = 1h) [reset = X]
IOUT1 is shown in Figure 48 and described in Table 17.
Return to the Summary Table.
Figure 48. IOUT1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT1
R/W-X
Table 17. IOUT1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT1
R/W
X
Output current setting for OUT1
Load EEPI1 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
53
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.3 IOUT2 Register (Offset = 2h) [reset = X]
IOUT2 is shown in Figure 49 and described in Table 18.
Return to the Summary Table.
Figure 49. IOUT2 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT2
R/W-X
Table 18. IOUT2 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT2
R/W
X
Output current setting for OUT2
Load EEPI2 data when reset
54
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.4 IOUT3 Register (Offset = 3h) [reset = X]
IOUT3 is shown in Figure 50 and described in Table 19.
Return to the Summary Table.
Figure 50. IOUT3 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT3
R/W-X
Table 19. IOUT3 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT3
R/W
X
Output current setting for OUT3
Load EEPI3 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
55
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.5 IOUT4 Register (Offset = 4h) [reset = X]
IOUT4 is shown in Figure 51 and described in Table 20.
Return to the Summary Table.
Figure 51. IOUT4 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT4
R/W-X
Table 20. IOUT4 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT4
R/W
X
Output current setting for OUT4
Load EEPI4 data when reset
56
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.6 IOUT5 Register (Offset = 5h) [reset = X]
IOUT5 is shown in Figure 52 and described in Table 21.
Return to the Summary Table.
Figure 52. IOUT5 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT5
R/W-X
Table 21. IOUT5 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT5
R/W
X
Output current setting for OUT5
Load EEPI5 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
57
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.7 IOUT6 Register (Offset = 6h) [reset = X]
IOUT6 is shown in Figure 53 and described in Table 22.
Return to the Summary Table.
Figure 53. IOUT6 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT6
R/W-X
Table 22. IOUT6 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT6
R/W
X
Output current setting for OUT6
Load EEPI6 data when reset
58
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.8 IOUT7 Register (Offset = 7h) [reset = X]
IOUT7 is shown in Figure 54 and described in Table 23.
Return to the Summary Table.
Figure 54. IOUT7 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT7
R/W-X
Table 23. IOUT7 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT7
R/W
X
Output current setting for OUT7
Load EEPI7 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
59
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.9 IOUT8 Register (Offset = 8h) [reset = X]
IOUT8 is shown in Figure 55 and described in Table 24.
Return to the Summary Table.
Figure 55. IOUT8 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT8
R/W-X
Table 24. IOUT8 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT8
R/W
X
Output current setting for OUT8
Load EEPI8 data when reset
60
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.10 IOUT9 Register (Offset = 9h) [reset = X]
IOUT9 is shown in Figure 56 and described in Table 25.
Return to the Summary Table.
Figure 56. IOUT9 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT9
R/W-X
Table 25. IOUT9 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT9
R/W
X
Output current setting for OUT9
Load EEPI9 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
61
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.11 IOUT10 Register (Offset = Ah) [reset = X]
IOUT10 is shown in Figure 57 and described in Table 26.
Return to the Summary Table.
Figure 57. IOUT10 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT10
R/W-X
Table 26. IOUT10 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT10
R/W
X
Output current setting for OUT10
Load EEPI10 data when reset
62
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.12 IOUT11 Register (Offset = Bh) [reset = X]
IOUT11 is shown in Figure 58 and described in Table 27.
Return to the Summary Table.
Figure 58. IOUT11 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_IOUT11
R/W-X
Table 27. IOUT11 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
CONF_IOUT11
R/W
X
Output current setting for OUT11
Load EEPI11 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
63
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.13 PWM0 Register (Offset = 20h) [reset = X]
PWM0 is shown in Figure 59 and described in Table 28.
Return to the Summary Table.
Figure 59. PWM0 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT0
R/W-X
Table 28. PWM0 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT0
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH0
Load EEPP0 data when reset
64
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.14 PWM1 Register (Offset = 21h) [reset = X]
PWM1 is shown in Figure 60 and described in Table 29.
Return to the Summary Table.
Figure 60. PWM1 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT1
R/W-X
Table 29. PWM1 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT1
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH1
Load EEPP1 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
65
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.15 PWM2 Register (Offset = 22h) [reset = X]
PWM2 is shown in Figure 61 and described in Table 30.
Return to the Summary Table.
Figure 61. PWM2 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT2
R/W-X
Table 30. PWM2 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT2
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH2
Load EEPP2 data when reset
66
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.16 PWM3 Register (Offset = 23h) [reset = X]
PWM3 is shown in Figure 62 and described in Table 31.
Return to the Summary Table.
Figure 62. PWM3 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT3
R/W-X
Table 31. PWM3 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT3
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH3
Load EEPP3 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
67
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.17 PWM4 Register (Offset = 24h) [reset = X]
PWM4 is shown in Figure 63 and described in Table 32.
Return to the Summary Table.
Figure 63. PWM4 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT4
R/W-X
Table 32. PWM4 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT4
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH4
Load EEPP4 data when reset
68
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.18 PWM5 Register (Offset = 25h) [reset = X]
PWM5 is shown in Figure 64 and described in Table 33.
Return to the Summary Table.
Figure 64. PWM5 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT5
R/W-X
Table 33. PWM5 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT5
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH5
Load EEPP5 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
69
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.19 PWM6 Register (Offset = 26h) [reset = X]
PWM6 is shown in Figure 65 and described in Table 34.
Return to the Summary Table.
Figure 65. PWM6 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT6
R/W-X
Table 34. PWM6 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT6
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH6
Load EEPP6 data when reset
70
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.20 PWM7 Register (Offset = 27h) [reset = X]
PWM7 is shown in Figure 66 and described in Table 35.
Return to the Summary Table.
Figure 66. PWM7 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT7
R/W-X
Table 35. PWM7 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT7
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH7
Load EEPP7 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
71
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.21 PWM8 Register (Offset = 28h) [reset = X]
PWM8 is shown in Figure 67 and described in Table 36.
Return to the Summary Table.
Figure 67. PWM8 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT8
R/W-X
Table 36. PWM8 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT8
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH8
Load EEPP8 data when reset
72
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.22 PWM9 Register (Offset = 29h) [reset = X]
PWM9 is shown in Figure 68 and described in Table 37.
Return to the Summary Table.
Figure 68. PWM9 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT9
R/W-X
Table 37. PWM9 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT9
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH9
Load EEPP9 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
73
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.23 PWM10 Register (Offset = 2Ah) [reset = X]
PWM10 is shown in Figure 69 and described in Table 38.
Return to the Summary Table.
Figure 69. PWM10 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT10
R/W-X
Table 38. PWM10 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT10
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH10
Load EEPP10 data when reset
74
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.24 PWM11 Register (Offset = 2Bh) [reset = X]
PWM11 is shown in Figure 70 and described in Table 39.
Return to the Summary Table.
Figure 70. PWM11 Register
7
6
5
4
3
2
1
0
CONF_PWMOUT11
R/W-X
Table 39. PWM11 Register Field Descriptions
Bit
7-0
Field
CONF_PWMOUT11
Type
Reset
Description
R/W
X
PWM Dutycycle Register Setting for CH11
Load EEPP11 data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
75
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.25 PWML0 Register (Offset = 40h) [reset = Fh]
PWML0 is shown in Figure 71 and described in Table 40.
Return to the Summary Table.
Figure 71. PWML0 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT0
R/W-Fh
Table 40. PWML0 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT0
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH0
76
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.26 PWML1 Register (Offset = 41h) [reset = Fh]
PWML1 is shown in Figure 72 and described in Table 41.
Return to the Summary Table.
Figure 72. PWML1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT1
R/W-Fh
Table 41. PWML1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT1
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH1
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
77
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.27 PWML2 Register (Offset = 42h) [reset = Fh]
PWML2 is shown in Figure 73 and described in Table 42.
Return to the Summary Table.
Figure 73. PWML2 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT2
R/W-Fh
Table 42. PWML2 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT2
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH2
78
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.28 PWML3 Register (Offset = 43h) [reset = Fh]
PWML3 is shown in Figure 74 and described in Table 43.
Return to the Summary Table.
Figure 74. PWML3 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT3
R/W-Fh
Table 43. PWML3 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT3
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH3
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
79
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.29 PWML4 Register (Offset = 44h) [reset = Fh]
PWML4 is shown in Figure 75 and described in Table 44.
Return to the Summary Table.
Figure 75. PWML4 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT4
R/W-Fh
Table 44. PWML4 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT4
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH4
80
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.30 PWML5 Register (Offset = 45h) [reset = Fh]
PWML5 is shown in Figure 76 and described in Table 45.
Return to the Summary Table.
Figure 76. PWML5 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT5
R/W-Fh
Table 45. PWML5 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT5
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH5
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
81
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.31 PWML6 Register (Offset = 46h) [reset = Fh]
PWML6 is shown in Figure 77 and described in Table 46.
Return to the Summary Table.
Figure 77. PWML6 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT6
R/W-Fh
Table 46. PWML6 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT6
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH6
82
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.32 PWML7 Register (Offset = 47h) [reset = Fh]
PWML7 is shown in Figure 78 and described in Table 47.
Return to the Summary Table.
Figure 78. PWML7 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT7
R/W-Fh
Table 47. PWML7 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT7
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH7
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
83
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.33 PWML8 Register (Offset = 48h) [reset = Fh]
PWML8 is shown in Figure 79 and described in Table 48.
Return to the Summary Table.
Figure 79. PWML8 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT8
R/W-Fh
Table 48. PWML8 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT8
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH8
84
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.34 PWML9 Register (Offset = 49h) [reset = Fh]
PWML9 is shown in Figure 80 and described in Table 49.
Return to the Summary Table.
Figure 80. PWML9 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT9
R/W-Fh
Table 49. PWML9 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3-0
RESERVED
RESERVED
CONF_PWMLOWOUT9
R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH9
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
85
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.35 PWML10 Register (Offset = 4Ah) [reset = Fh]
PWML10 is shown in Figure 81 and described in Table 50.
Return to the Summary Table.
Figure 81. PWML10 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT10
R/W-Fh
Table 50. PWML10 Register Field Descriptions
Bit
Field
RESERVED
Type
Reset
0h
Description
7-4
3-0
R
RESERVED
CONF_PWMLOWOUT10 R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH10
86
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.36 PWML11 Register (Offset = 4Bh) [reset = Fh]
PWML11 is shown in Figure 82 and described in Table 51.
Return to the Summary Table.
Figure 82. PWML11 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_PWMLOWOUT11
R/W-Fh
Table 51. PWML11 Register Field Descriptions
Bit
Field
RESERVED
Type
Reset
0h
Description
7-4
3-0
R
RESERVED
CONF_PWMLOWOUT11 R/W
Fh
PWM Dutycycle Register Setting lower 4 bits for CH11
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
87
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.37 CONF_EN0 Register (Offset = 50h) [reset = 0h]
CONF_EN0 is shown in Figure 83 and described in Table 52.
Return to the Summary Table.
Channel enable settings for channel 0 to 7.
Figure 83. CONF_EN0 Register
7
6
5
4
3
2
1
0
CONF_ENCH7 CONF_ENCH6 CONF_ENCH5 CONF_ENCH4 CONF_ENCH3 CONF_ENCH2 CONF_ENCH1 CONF_ENCH0
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 52. CONF_EN0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CONF_ENCH7
CONF_ENCH6
CONF_ENCH5
CONF_ENCH4
CONF_ENCH3
CONF_ENCH2
CONF_ENCH1
CONF_ENCH0
R/W
0h
Channel 7 enable register.
0h = Disabled
1h = Enabled
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0h
0h
0h
0h
0h
0h
0h
Channel 6 enable register.
0h = Disabled
1h = Enabled
Channel 5 enable register.
0h = Disabled
1h = Enabled
Channel 4 enable register.
0h = Disabled
1h = Enabled
Channel 3 enable register.
0h = Disabled
1h = Enabled
Channel 2 enable register.
0h = Disabled
1h = Enabled
Channel 1 enable register.
0h = Disabled
1h = Enabled
Channel 0 enable register.
0h = Disabled
1h = Enabled
88
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.38 CONF_EN1 Register (Offset = 51h) [reset = 0h]
CONF_EN1 is shown in Figure 84 and described in Table 53.
Return to the Summary Table.
Channel enable settings for channel 8 to 11.
Figure 84. CONF_EN1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_ENCH1 CONF_ENCH1 CONF_ENCH9 CONF_ENCH8
1
0
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 53. CONF_EN1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
CONF_ENCH11
R/W
0h
Channel 11 enable register.
0h = Disabled
1h = Enabled
2
1
0
CONF_ENCH10
CONF_ENCH9
CONF_ENCH8
R/W
R/W
R/W
0h
0h
0h
Channel 10 enable register.
0h = Disabled
1h = Enabled
Channel 9 enable register.
0h = Disabled
1h = Enabled
Channel 8 enable register.
0h = Disabled
1h = Enabled
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
89
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.39 CONF_DIAGEN0 Register (Offset = 54h) [reset = X]
CONF_DIAGEN0 is shown in Figure 85 and described in Table 54.
Return to the Summary Table.
Output diagnostics enable settings for channel 0 to 7.
Figure 85. CONF_DIAGEN0 Register
7
6
5
4
3
2
1
0
CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE
NCH7
NCH6
NCH5
NCH4
NCH3
NCH2
NCH1
NCH0
R/W-X
R/W-X
R/W-X
R/W-X
R/W-X
R/W-X
R/W-X
R/W-X
Table 54. CONF_DIAGEN0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CONF_DIAGENCH7
CONF_DIAGENCH6
CONF_DIAGENCH5
CONF_DIAGENCH4
CONF_DIAGENCH3
CONF_DIAGENCH2
CONF_DIAGENCH1
CONF_DIAGENCH0
R/W
X
Channel 7 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH7 code when reset
Channel 6 diagnostics enable register.
0h = Disabled
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
X
X
X
X
X
X
X
1h = Enabled
Load EEP_DIAGENCH6 code when reset
Channel 5 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH5 code when reset
Channel 4 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH4 code when reset
Channel 3 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH3 code when reset
Channel 2 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH2 code when reset
Channel 1 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH1 code when reset
Channel 0 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH0 code when reset
90
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.40 CONF_DIAGEN1 Register (Offset = 55h) [reset = X]
CONF_DIAGEN1 is shown in Figure 86 and described in Table 55.
Return to the Summary Table.
Output diagnostics enable settings for channel 8 to 11.
Figure 86. CONF_DIAGEN1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_DIAGE CONF_DIAGE CONF_DIAGE CONF_DIAGE
NCH11
NCH10
NCH9
NCH8
R/W-X
R/W-X
R/W-X
R/W-X
Table 55. CONF_DIAGEN1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
CONF_DIAGENCH11
R/W
X
Channel 11 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH11 code when reset
Channel 10 diagnostics enable register.
0h = Disabled
2
1
0
CONF_DIAGENCH10
CONF_DIAGENCH9
CONF_DIAGENCH8
R/W
R/W
R/W
X
X
X
1h = Enabled
Load EEP_DIAGENCH10 code when reset
Channel 9 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH9 code when reset
Channel 8 diagnostics enable register.
0h = Disabled
1h = Enabled
Load EEP_DIAGENCH8 code when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
91
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.41 CONF_MISC0 Register (Offset = 56h) [reset = X]
CONF_MISC0 is shown in Figure 87 and described in Table 56.
Return to the Summary Table.
Figure 87. CONF_MISC0 Register
7
6
5
4
3
2
1
0
CONF_AUTOS
S
CONF_LDO
RESERVED
CONF_EXPEN
RESERVED
R/W-0h
R/W-X
R/W-X
CONF_AUTOSS
CONF_LDO
R-0h
R/W-X
Table 56. CONF_MISC0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
R/W
X
Auto single-LED short-circuit configuration.
0h = Disabled
1h = Enabled
Load EEP_AUTOSS code when reset
6
R/W
X
LDO output voltage setting.
0h = 5.0V
1h = 4.4V
Load EEP_LDO code when reset
5
4
RESERVED
R
0h
X
RESERVED
CONF_EXPEN
R/W
PWM exponetinal dimming enable register.
0h = Disabled
1h = Enabled
Load EEP_EXPEN code when reset
3-0
RESERVED
R/W
0h
RESERVED
92
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.42 CONF_MISC1 Register (Offset = 57h) [reset = X]
CONF_MISC1 is shown in Figure 88 and described in Table 57.
Return to the Summary Table.
Figure 88. CONF_MISC1 Register
7
6
5
4
3
2
1
0
CONF_PWMFREQ
R/W-X
RESERVED
R-0h
CONF_REFRANGE
R/W-X
Table 57. CONF_MISC1 Register Field Descriptions
Bit
Field
Type
Reset
Description
PWM frequency selection register
0h = 200Hz
7-4
CONF_PWMFREQ
R/W
X
1h = 250Hz
2h = 300Hz
3h = 350Hz
4h = 400Hz
5h = 500Hz
6h = 600Hz
7h = 800Hz
8h = 1000Hz
9h = 1200Hz
Ah = 2kHz
Bh = 4kHz
Ch = 5.9kHz
Dh = 7.8kHz
Eh = 9.6kHz
Fh = 20.8kHz
Load EEP_PWMFREQ data when reset
3-2
1-0
RESERVED
R
0h
X
RESERVED
CONF_REFRANGE
R/W
Reference current ratio setting register
0h = 64
1h = 128
2h = 256
3h = 512
Load EEP_REFRANGE data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
93
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.43 CONF_MISC2 Register (Offset = 58h) [reset = X]
CONF_MISC2 is shown in Figure 89 and described in Table 58.
Return to the Summary Table.
Figure 89. CONF_MISC2 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_FLTIMEOUT
R/W-X
CONF_ADCLOWSUPTH
R/W-X
Table 58. CONF_MISC2 Register Field Descriptions
Bit
7
Field
Type
R
Reset
0h
Description
RESERVED
RESERVED
6-4
CONF_FLTIMEOUT
R/W
X
FlexLED timeout timer setting register.
0h = 1ms
1h = 125µs
2h = 250µs
3h = 500µs
4h = 1.25ms
5h = 2.5ms
6h = 5ms
7h = 10ms
Load EEP_FLTIMEOUT data when reset
3-0
CONF_ADCLOWSUPTH R/W
X
ADC Supply monitor threshold setting register.
0h = 5V
1h = 6V
2h = 7V
3h = 8V
4h = 9V
5h = 10V
6h = 11V
7h = 12V
8h = 13V
9h = 14V
Ah = 15V
Bh = 16V
Ch = 17V
Dh = 18V
Eh = 20V
Load EEP_ADCLOWSUPTH data when reset
94
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.44 CONF_MISC3 Register (Offset = 59h) [reset = X]
CONF_MISC3 is shown in Figure 90 and described in Table 59.
Return to the Summary Table.
Figure 90. CONF_MISC3 Register
7
6
5
4
3
2
1
0
CONF_ODIOUT
R/W-X
CONF_ODPW
R/W-X
Table 59. CONF_MISC3 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
CONF_ODIOUT
R/W
X
On-demand diagnostics output current setting register.
0x0 to 0xE: IOUT = (CONF_ODIOUT*4+1)/64*I(FULL_RANGE)
0xF: ODIOUT is using its channel setting current
Load EEP_ODIOUT data when reset
3-0
CONF_ODPW
R/W
X
On-demand diagnostics pulse-width setting EEPROM register.
0h = 100µs
1h = 20µs
2h = 30µs
3h = 50µs
4h = 80µs
5h = 150µs
6h = 200µs
7h = 300µs
8h = 500µs
9h = 800µs
Ah = 1ms
Bh = 1.2ms
Ch = 1.5ms
Dh = 2ms
Eh = 3ms
Fh = 5ms
Load EEP_ODPW data when reset
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
95
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.45 CONF_MISC4 Register (Offset = 5Ah) [reset = X]
CONF_MISC4 is shown in Figure 91 and described in Table 60.
Return to the Summary Table.
Figure 91. CONF_MISC4 Register
7
6
5
4
3
2
1
0
CONF_WDTIMER
R/W-X
RESERVED
R-0h
Table 60. CONF_MISC4 Register Field Descriptions
Bit
7-4
Field
Type
Reset
Description
CONF_WDTIMER
R/W
X
Watchdog timer setting EEPROM register.
0h = Disabled, do not automatically enter fail-safe state
1h = 200µs
2h = 500µs
3h = 1ms
4h = 2ms
5h = 5ms
6h = 10ms
7h = 20ms
8h = 50ms
9h = 100ms
Ah = 200ms
Bh = 500ms
Ch = 0µs; direct enter fail-safe state
Dh = 0µs; direct enter fail-safe state
Eh = 0µs; direct enter fail-safe state
Fh = 0µs; direct enter fail-safe state
Load EEP_WDTIMER data when reset
3-0
RESERVED
R
0h
RESERVED
96
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.46 CONF_MISC5 Register (Offset = 5Bh) [reset = X]
CONF_MISC5 is shown in Figure 92 and described in Table 61.
Return to the Summary Table.
Figure 92. CONF_MISC5 Register
7
6
5
4
3
2
1
0
CONF_ADCSHORTTH
R/W-X
Table 61. CONF_MISC5 Register Field Descriptions
Bit
7-0
Field
CONF_ADCSHORTTH
Type
Reset
Description
R/W
X
ADC short detection threshold setting register.
Load EEP_ADCSHORTTH data when rest
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
97
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.47 CLR Register (Offset = 60h) [reset = 0h]
CLR is shown in Figure 93 and described in Table 62.
Return to the Summary Table.
Configuration register for register clear and state configuration
Figure 93. CLR Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_FORCE
FS
CLR_REG
CONF_FORCE
ERR
CLR_FS
CLR_FAULT
CLR_POR
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 62. CLR Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5
RESERVED
RESERVED
CONF_FORCEFS
R/W
0h
Write 1 to force device into Fail-safe state from normal state,
automatically reset to 0
4
3
CLR_REG
R/W
R/W
0h
0h
Write 1 to clear device register settings to default values,
automatically reset to 0
CONF_FORCEERR
Write 1 to force error setting register.
0x0: ERR output = HIGH
0x1: ERR output = LOW;
2
CLR_FS
R/W
0h
Write to force the device out of Fail-safe states to normal state,
automatically reset to 0
1
0
CLR_FAULT
CLR_POR
R/W
R/W
0h
0h
Write 1 to clear all fault flags, automatically reset to 0
Write 1 to clear POR flag, automatically reset to 0
98
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.48 CONF_LOCK Register (Offset = 61h) [reset = Fh]
CONF_LOCK is shown in Figure 94 and described in Table 63.
Return to the Summary Table.
Configuration register for register lock configuration
Figure 94. CONF_LOCK Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_CLRLO CONF_CONFL CONF_IOUTLO CONF_PWML
CK
OCK
CK
OCK
R/W-1h
R/W-1h
R/W-1h
R/W-1h
Table 63. CONF_LOCK Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
CONF_CLRLOCK
R/W
1h
CLR register (address 60h) lock bit
0x0: CLR register write-protect disabled.
0x1: CLR register write-protected enabled.
2
1
0
CONF_CONFLOCK
CONF_IOUTLOCK
CONF_PWMLOCK
R/W
R/W
R/W
1h
1h
1h
Miscelllanous (CONF_MISCx) registers lock bit
0x0: Miscellanous setting register write-protect disabled
0x1: Miscellanous setting register write-protected enabled
IOUT registers (CONF_IOUTx) lock bit
0x0: Output current setting register write-protect disabled
0x1: Output current setting register write-protected enabled.
PMW dutycyle registers
(CONF_PWMOUTx+CONF_PWMLOWOUTx) lock bit
0x0: PWM Register write-protect disabled
0x1: PWM Register write-protected enabled.
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
99
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.49 CONF_MISC6 Register (Offset = 62h) [reset = 0h]
CONF_MISC6 is shown in Figure 95 and described in Table 64.
Return to the Summary Table.
Figure 95. CONF_MISC6 Register
7
6
5
4
3
2
1
0
CONF_STAYIN CONF_EEPRE
RESERVED
CONF_ADCCH
EEP
ADBACK
R/W-0h
R/W-0h
R-0h
R/W-0h
Table 64. CONF_MISC6 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CONF_STAYINEEP
R/W
0h
Stay in EEPROM state setting.
0h = EEPROM mode disabled
1h = EEPROM mode enableds
6
CONF_EEPREADBACK
R/W
0h
Setting this bit allow EEPROM to overwrite configuration registers.
Automatically returns to zero.
5
RESERVED
R
0h
0h
RESERVED
4-0
CONF_ADCCH
R/W
ADC Channel Selection Register, write this channel will automatically
initiate ADC conversion.
100
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.50 CONF_MISC7 Register (Offset = 63h) [reset = 0h]
CONF_MISC7 is shown in Figure 96 and described in Table 65.
Return to the Summary Table.
Figure 96. CONF_MISC7 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
CONF_EXTCL CONF_SHARE
RESERVED
R-0h
CONF_READS CONF_EEPMO
K
PWM
HADOW
DE
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 65. CONF_MISC7 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5
RESERVED
Reserved
CONF_EXTCLK
R/W
0h
External CLK selection
0x0: Use internal clock source for PWM generator
0x1: Use external clock source for PWM generator
4
CONF_SHAREPWM
R/W
0h
Setting all channel PWM dutycycle to be same as CH0
0x0: All channel PWM dutycycle is set independently
0x1: All channel PWM dutycycle is the same as CH0
3-2
1
RESERVED
R
0h
0h
Reserved
CONF_READSHADOW
R/W
Setting EEPROM read back source.
0x0: From EEPROM
0x1: From EEPROM shadow registers
0
CONF_EEPMODE
R/W
0h
EEPROM Programming State Setting.
0x0: Disable EEPMODE Programming State
0x1: Enable EEPMODE Programming State
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
101
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.51 CONF_MISC8 Register (Offset = 64h) [reset = 0h]
CONF_MISC8 is shown in Figure 97 and described in Table 66.
Return to the Summary Table.
Figure 97. CONF_MISC8 Register
7
6
5
4
3
2
1
0
CONF_MASKR CONF_MASKC CONF_MASKS CONF_MASKO CONF_MASKT CONF_EEPPR CONF_SSSTA CONF_INVDIA
EF
RC
HORT
PEN
SD
OG
RT
GSTART
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 66. CONF_MISC8 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CONF_MASKREF
CONF_MASKCRC
CONF_MASKSHORT
CONF_MASKOPEN
CONF_MASKTSD
CONF_EEPPROG
R/W
0h
Reference fault mask register.
0x0: Reference fault will be reported to ERR output
0x1: Reference fault will not be reported to ERR output
6
5
4
3
2
R/W
R/W
R/W
R/W
R/W
0h
0h
0h
0h
0h
CRC fault mask register.
0x0: CRC fault will be reported to ERR output
0x1: CRC fault will not be reported to ERR output
SHORT fault mask register.
0x0: Short-circuit fault will be reported to ERR output.
0x1: Short-circuit fault will not be reported to ERR output;
OPEN fault mask register.
0x0: Open-circuit fault will be reported to ERR output
0x1: Open-circuit fault will not be reported to ERR output
Over temperature shutdown mask to ERR output.
0x0: TSD Fault unmasked to ERR output
0x1: TSD Fault masked to ERR output, output will be shutdown
EEPROM burning start in EEPROM mode only, automatically returns
to 0
1
0
CONF_SSSTART
R/W
R/W
0h
0h
Single LED Short diagnostics start, automatically returns to 0
Invisible Diagnostics start, automatically returns to 0
CONF_INVDIAGSTART
102
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.52 CONF_MISC9 Register (Offset = 65h) [reset = 0h]
CONF_MISC9 is shown in Figure 98 and described in Table 67.
Return to the Summary Table.
Figure 98. CONF_MISC9 Register
7
6
5
4
3
2
1
0
CONF_EEPGATE
R/W-0h
Table 67. CONF_MISC9 Register Field Descriptions
Bit
7-0
Field
CONF_EEPGATE
Type
Reset
Description
R/W
0h
EEPROM Gate for Access Password
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
103
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.53 FLAG0 Register (Offset = 70h) [reset = 3h]
FLAG0 is shown in Figure 99 and described in Table 68.
Return to the Summary Table.
Users read this register to understand if the device is working properly. It includes general fault flags, power,
temperature, output failures.
Figure 99. FLAG0 Register
7
6
5
4
3
2
1
0
RESERVED
FLAG_REF
FLAG_FS
FLAG_OUT
FLAG_PRETS
D
FLAG_TSD
FLAG_POR
FLAG_ERR
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-1h
R-1h
Table 68. FLAG0 Register Field Descriptions
Bit
7
Field
Type
R
Reset
0h
Description
RESERVED
FLAG_REF
RESERVED
6
R
0h
Reference fault flag.
0x0: No reference fault is detected.
0x1: Device has reference fault.
5
4
3
2
1
FLAG_FS
R
R
R
R
R
0h
0h
0h
0h
1h
Fail-safe flag.
0x0: Device is not in fail-safe mode.
0x1: Device is in fail-safe mode.
FLAG_OUT
FLAG_PRETSD
FLAG_TSD
FLAG_POR
Output fault flag.
0x0: No fault is detected on output channels.
0x1: Device has at least one fault detected on output channels.
Overtemperature pre-shut down flag.
0x0: No over-temperature pre-shutdown is detected.
0x1: Device has triggered over temperature pre-shutdown threshold.
Overtemperature shut down flag.
0x0: No over-temperature shutdown is detected.
0x1: Device has triggered over temperature shutdown.
Power-on-reset flag.
0x0: No power-on-reset
0x1: Power-on-reset triggered
Write 1 to CLEAR_POR will clear the bit
0
FLAG_ERR
R
1h
Error output flag.
0x0: No error flag
0x1: Device has at least one error flag
104
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.54 FLAG1 Register (Offset = 71h) [reset = X]
FLAG1 is shown in Figure 100 and described in Table 69.
Return to the Summary Table.
Users read this register to understand if the device is working properly. It includes general fault flags, power,
temperature, output failures.
Figure 100. FLAG1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
FLAG_EXTFS FLAG_PROGR FLAG_ADCLO FLAG_ADCDO FLAG_ODREA FLAG_EEPCR
EADY
WSUP
NE
DY
C
R-X
R-0h
R-0h
R-0h
R-0h
R-X
Table 69. FLAG1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5
RESERVED
RESERVED
FLAG_EXTFS
R
X
FS pin voltage indicator
0x0: FS pin voltage is logic low
0x1: FS pin voltage is logic high
4
3
2
FLAG_PROGREADY
FLAG_ADCLOWSUP
FLAG_ADCDONE
R
R
R
0h
0h
0h
EEPROM burning completion flag.
0x0: EEPROM burning not completed or not started
0x1: EEPROM burning completed
Flag for low supply voltage detection.
0x0: Supply is above preset ADC threshold
0x1: Supply has dropped below preset ADC threshold.
Flag for ADC conversion completition.
0x0: ADC data not available.
0x1: ADC data available with conversion completed, read ADC_OUT
to clear FLAG_ADCDONE.
1
0
FLAG_ODREADY
FLAG_EEPCRC
R
R
0h
X
Flag for on-demand diagnostics.
0x0: on-demand diagnostics not completed or not started.
0x1: on-demand diagnostics completed.
Flag for EEPROM CRC check failure.
0x0: EEPROM CRC passes
0x1: EEPROM CRC check fails
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
105
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.55 FLAG2 Register (Offset = 72h) [reset = X]
FLAG2 is shown in Figure 101 and described in Table 70.
Return to the Summary Table.
ADC conversion output register for supply
Figure 101. FLAG2 Register
7
6
5
4
3
2
1
0
ADC_SUPPLY
R-X
Table 70. FLAG2 Register Field Descriptions
Bit
7-0
Field
ADC_SUPPLY
Type
Reset
Description
R
X
ADC conversion output register for supply
106
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.56 FLAG3 Register (Offset = 73h) [reset = 0h]
FLAG3 is shown in Figure 102 and described in Table 71.
Return to the Summary Table.
ADC Conversion Output
Figure 102. FLAG3 Register
7
6
5
4
3
2
1
0
ADC_OUT
R-0h
Table 71. FLAG3 Register Field Descriptions
Bit
7-0
Field
Type
Reset
Description
ADC_OUT
R
0h
ADC Conversion output register
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
107
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.57 FLAG4 Register (Offset = 74h) [reset = 0h]
FLAG4 is shown in Figure 103 and described in Table 72.
Return to the Summary Table.
Users read this register to understand if there is any LED open-circuit, LED short-circuit or Single-LED short-
circuit fault detected after on-demand diagnostics.
Figure 103. FLAG4 Register
7
6
5
4
3
2
1
0
FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
Table 72. FLAG4 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
6
5
4
3
2
1
0
FLAG_ODDIAGCH7
FLAG_ODDIAGCH6
FLAG_ODDIAGCH5
FLAG_ODDIAGCH4
FLAG_ODDIAGCH3
FLAG_ODDIAGCH2
FLAG_ODDIAGCH1
FLAG_ODDIAGCH0
R
0h
Channel 7 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
R
R
R
R
R
R
R
0h
0h
0h
0h
0h
0h
0h
Channel 6 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 5 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 4 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 3 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 2 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 1 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 0 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
108
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.58 FLAG5 Register (Offset = 75h) [reset = 0h]
FLAG5 is shown in Figure 104 and described in Table 73.
Return to the Summary Table.
Users read this register to understand if there is any LED open-circuit, LED short-circuit or Single-LED short-
circuit fault detected after on-demand diagnostics.
Figure 104. FLAG5 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG FLAG_ODDIAG
CH11
CH10
CH9
CH8
R-0h
R-0h
R-0h
R-0h
Table 73. FLAG5 Register Field Descriptions
Bit
Field
RESERVED
Type
R
Reset
0h
Description
7-4
3
RESERVED
FLAG_ODDIAGCH11
FLAG_ODDIAGCH10
FLAG_ODDIAGCH9
FLAG_ODDIAGCH8
R
0h
Channel 11 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
2
1
0
R
R
R
0h
0h
0h
Channel 10 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 9 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Channel 8 on-demand diagnostics fault flag bit.
0x0: on-demand diagnostics fault not detected
0x1: on-demand diagnostics fault detected
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
109
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.59 FLAG7 Register (Offset = 77h) [reset = EFh]
FLAG7 is shown in Figure 105 and described in Table 74.
Return to the Summary Table.
EEPROM CRC check reference should be burnt in the end of production line if any EEPROM register is
changed.
Figure 105. FLAG7 Register
7
6
5
4
3
2
1
0
CALC_EEPCRC
R-EFh
Table 74. FLAG7 Register Field Descriptions
Bit
7-0
Field
CALC_EEPCRC
Type
Reset
Description
R
EFh
EEPROM CRC reference
110
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.60 FLAG8 Register (Offset = 78h) [reset = X]
FLAG8 is shown in Figure 106 and described in Table 75.
Return to the Summary Table.
Calculated CRC result
Figure 106. FLAG8 Register
7
6
5
4
3
2
1
0
CALC_CONFCRC
R-X
Table 75. FLAG8 Register Field Descriptions
Bit
7-0
Field
CALC_CONFCRC
Type
Reset
Description
Calculated CRC result for all EEPROM registers
R
X
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
111
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.61 FLAG11 Register (Offset = 7Bh) [reset = 0h]
FLAG11 is shown in Figure 107 and described in Table 76.
Return to the Summary Table.
Users read this register to understand if there is any LED open-circuit fault detected.
Figure 107. FLAG11 Register
7
6
5
4
3
2
1
0
FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC
H7
H6
H5
H4
H3
H2
H1
H0
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
Table 76. FLAG11 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
6
5
4
3
2
1
0
FLAG_OPENCH7
FLAG_OPENCH6
FLAG_OPENCH5
FLAG_OPENCH4
FLAG_OPENCH3
FLAG_OPENCH2
FLAG_OPENCH1
FLAG_OPENCH0
R
0h
Channel 7 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
R
R
R
R
R
R
R
0h
0h
0h
0h
0h
0h
0h
Channel 6 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 5 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 4 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 3 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 2 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 1 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 1 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
112
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.62 FLAG12 Register (Offset = 7Ch) [reset = 0h]
FLAG12 is shown in Figure 108 and described in Table 77.
Return to the Summary Table.
Users read this register to understand if there is any LED open-circuit fault detected.
Figure 108. FLAG12 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
FLAG_OPENC FLAG_OPENC FLAG_OPENC FLAG_OPENC
H11
H10
H9
H8
R-0h
R-0h
R-0h
R-0h
Table 77. FLAG12 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
FLAG_OPENCH11
R
0h
Channel 11 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
2
1
0
FLAG_OPENCH10
FLAG_OPENCH9
FLAG_OPENCH8
R
R
R
0h
0h
0h
Channel 10 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 9 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Channel 8 open-circuit fault flag bit.
0x0: open-circuit fault not detected
0x1: open-circuit fault detected
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
113
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.63 FLAG13 Register (Offset = 7Dh) [reset = 0h]
FLAG13 is shown in Figure 109 and described in Table 78.
Return to the Summary Table.
Users read this register to understand if there is any LED short-circuit fault detected.
Figure 109. FLAG13 Register
7
6
5
4
3
2
1
0
FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
Table 78. FLAG13 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
6
5
4
3
2
1
0
FLAG_SHORTCH7
FLAG_SHORTCH6
FLAG_SHORTCH5
FLAG_SHORTCH4
FLAG_SHORTCH3
FLAG_SHORTCH2
FLAG_SHORTCH1
FLAG_SHORTCH0
R
0h
Channel 7 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
R
R
R
R
R
R
R
0h
0h
0h
0h
0h
0h
0h
Channel 6 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 5 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 4 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 3 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 2 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 1 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 0 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
114
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.64 FLAG14 Register (Offset = 7Eh) [reset = 0h]
FLAG14 is shown in Figure 110 and described in Table 79.
Return to the Summary Table.
Users read this register to understand if there is any LED short-circuit fault detected.
Figure 110. FLAG14 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
FLAG_SHORT FLAG_SHORT FLAG_SHORT FLAG_SHORT
CH11
CH10
CH9
CH8
R-0h
R-0h
R-0h
R-0h
Table 79. FLAG14 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
FLAG_SHORTCH11
R
0h
Channel 11 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
2
1
0
FLAG_SHORTCH10
FLAG_SHORTCH9
FLAG_SHORTCH8
R
R
R
0h
0h
0h
Channel 10 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 9 short-circuit fault flag bit.
0b: short-circuit fault not detected
0x1: short-circuit fault detected
Channel 8 short-circuit fault flag bit.
0x0: short-circuit fault not detected
0x1: short-circuit fault detected
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
115
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.65 EEPI0 Register (Offset = 80h) [reset = 3Fh]
EEPI0 is shown in Figure 111 and described in Table 80.
Return to the Summary Table.
EEPROM Output Current Setting for CH0
Figure 111. EEPI0 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT0
R/W-3Fh
Table 80. EEPI0 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT0
RESERVED
R/W
3Fh
Output current setting for OUT0
116
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.66 EEPI1 Register (Offset = 81h) [reset = 3Fh]
EEPI1 is shown in Figure 112 and described in Table 81.
Return to the Summary Table.
EEPROM Output Current Setting for CH1
Figure 112. EEPI1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT1
R/W-3Fh
Table 81. EEPI1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT1
RESERVED
R/W
3Fh
Output current setting for OUT1
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
117
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.67 EEPI2 Register (Offset = 82h) [reset = 3Fh]
EEPI2 is shown in Figure 113 and described in Table 82.
Return to the Summary Table.
EEPROM Output Current Setting for CH2
Figure 113. EEPI2 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT2
R/W-3Fh
Table 82. EEPI2 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT2
RESERVED
R/W
3Fh
Output current setting for OUT2
118
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.68 EEPI3 Register (Offset = 83h) [reset = 3Fh]
EEPI3 is shown in Figure 114 and described in Table 83.
Return to the Summary Table.
EEPROM Output Current Setting for CH3
Figure 114. EEPI3 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT3
R/W-3Fh
Table 83. EEPI3 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT3
RESERVED
R/W
3Fh
Output current setting for OUT3
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
119
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.69 EEPI4 Register (Offset = 84h) [reset = 3Fh]
EEPI4 is shown in Figure 115 and described in Table 84.
Return to the Summary Table.
EEPROM Output Current Setting for CH4
Figure 115. EEPI4 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT4
R/W-3Fh
Table 84. EEPI4 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT4
RESERVED
R/W
3Fh
Output current setting for OUT4
120
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.70 EEPI5 Register (Offset = 85h) [reset = 3Fh]
EEPI5 is shown in Figure 116 and described in Table 85.
Return to the Summary Table.
EEPROM Output Current Setting for CH5
Figure 116. EEPI5 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT5
R/W-3Fh
Table 85. EEPI5 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT5
RESERVED
R/W
3Fh
Output current setting for OUT5
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
121
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.71 EEPI6 Register (Offset = 86h) [reset = 3Fh]
EEPI6 is shown in Figure 117 and described in Table 86.
Return to the Summary Table.
EEPROM Output Current Setting for CH6
Figure 117. EEPI6 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT6
R/W-3Fh
Table 86. EEPI6 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT6
RESERVED
R/W
3Fh
Output current setting for OUT6
122
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.72 EEPI7 Register (Offset = 87h) [reset = 3Fh]
EEPI7 is shown in Figure 118 and described in Table 87.
Return to the Summary Table.
EEPROM Output Current Setting for CH7
Figure 118. EEPI7 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT7
R/W-3Fh
Table 87. EEPI7 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT7
RESERVED
R/W
3Fh
Output current setting for OUT7
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
123
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.73 EEPI8 Register (Offset = 88h) [reset = 3Fh]
EEPI8 is shown in Figure 119 and described in Table 88.
Return to the Summary Table.
EEPROM Output Current Setting for CH8
Figure 119. EEPI8 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT8
R/W-3Fh
Table 88. EEPI8 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT8
RESERVED
R/W
3Fh
Output current setting for OUT8
124
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.74 EEPI9 Register (Offset = 89h) [reset = 3Fh]
EEPI9 is shown in Figure 120 and described in Table 89.
Return to the Summary Table.
EEPROM Output Current Setting for CH9
Figure 120. EEPI9 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT9
R/W-3Fh
Table 89. EEPI9 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
EEP_IOUT9
RESERVED
R/W
3Fh
Output current setting for OUT9
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
125
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.75 EEPI10 Register (Offset = 8Ah) [reset = 3Fh]
EEPI10 is shown in Figure 121 and described in Table 90.
Return to the Summary Table.
EEPROM Output Current Setting for CH10
Figure 121. EEPI10 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT10
R/W-3Fh
Table 90. EEPI10 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
EEP_IOUT10
R/W
3Fh
Output current setting for OUT10
126
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.76 EEPI11 Register (Offset = 8Bh) [reset = 3Fh]
EEPI11 is shown in Figure 122 and described in Table 91.
Return to the Summary Table.
EEPROM Output Current Setting for CH11
Figure 122. EEPI11 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_IOUT11
R/W-3Fh
Table 91. EEPI11 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-6
5-0
RESERVED
RESERVED
EEP_IOUT11
R/W
3Fh
Output current setting for OUT11
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
127
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.77 EEPP0 Register (Offset = A0h) [reset = FFh]
EEPP0 is shown in Figure 123 and described in Table 92.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH0
Figure 123. EEPP0 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT0
R/W-FFh
Table 92. EEPP0 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT0
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH0
R/W
FFh
128
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.78 EEPP1 Register (Offset = A1h) [reset = FFh]
EEPP1 is shown in Figure 124 and described in Table 93.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH1
Figure 124. EEPP1 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT1
R/W-FFh
Table 93. EEPP1 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT1
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH1
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
129
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.79 EEPP2 Register (Offset = A2h) [reset = FFh]
EEPP2 is shown in Figure 125 and described in Table 94.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH2
Figure 125. EEPP2 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT2
R/W-FFh
Table 94. EEPP2 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT2
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH2
R/W
FFh
130
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.80 EEPP3 Register (Offset = A3h) [reset = FFh]
EEPP3 is shown in Figure 126 and described in Table 95.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH3
Figure 126. EEPP3 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT3
R/W-FFh
Table 95. EEPP3 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT3
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH3
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
131
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.81 EEPP4 Register (Offset = A4h) [reset = FFh]
EEPP4 is shown in Figure 127 and described in Table 96.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH4
Figure 127. EEPP4 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT4
R/W-FFh
Table 96. EEPP4 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT4
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH4
R/W
FFh
132
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.82 EEPP5 Register (Offset = A5h) [reset = FFh]
EEPP5 is shown in Figure 128 and described in Table 97.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH5
Figure 128. EEPP5 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT5
R/W-FFh
Table 97. EEPP5 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT5
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH5
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
133
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.83 EEPP6 Register (Offset = A6h) [reset = FFh]
EEPP6 is shown in Figure 129 and described in Table 98.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH6
Figure 129. EEPP6 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT6
R/W-FFh
Table 98. EEPP6 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT6
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH6
R/W
FFh
134
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.84 EEPP7 Register (Offset = A7h) [reset = FFh]
EEPP7 is shown in Figure 130 and described in Table 99.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH7
Figure 130. EEPP7 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT7
R/W-FFh
Table 99. EEPP7 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT7
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH7
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
135
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.85 EEPP8 Register (Offset = A8h) [reset = FFh]
EEPP8 is shown in Figure 131 and described in Table 100.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH8
Figure 131. EEPP8 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT8
R/W-FFh
Table 100. EEPP8 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT8
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH8
R/W
FFh
136
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.86 EEPP9 Register (Offset = A9h) [reset = FFh]
EEPP9 is shown in Figure 132 and described in Table 101.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH9
Figure 132. EEPP9 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT9
R/W-FFh
Table 101. EEPP9 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT9
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH9
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
137
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.87 EEPP10 Register (Offset = AAh) [reset = FFh]
EEPP10 is shown in Figure 133 and described in Table 102.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH10
Figure 133. EEPP10 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT10
R/W-FFh
Table 102. EEPP10 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT10
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH10
R/W
FFh
138
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.88 EEPP11 Register (Offset = ABh) [reset = FFh]
EEPP11 is shown in Figure 134 and described in Table 103.
Return to the Summary Table.
EEPROM Output PWM Duty-cycle Setting for CH11
Figure 134. EEPP11 Register
7
6
5
4
3
2
1
0
EEP_PWMOUT11
R/W-FFh
Table 103. EEPP11 Register Field Descriptions
Bit
7-0
Field
EEP_PWMOUT11
Type
Reset
Description
PWM Dutycycle EEPROM Register Setting for CH11
R/W
FFh
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
139
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.89 EEPM0 Register (Offset = C0h) [reset = 0h]
EEPM0 is shown in Figure 135 and described in Table 104.
Return to the Summary Table.
Channel enable setting in fail-safe state 0 for channel 0 to 7.
Figure 135. EEPM0 Register
7
6
5
4
3
2
1
0
EEP_FS0CH7 EEP_FS0CH6 EEP_FS0CH5 EEP_FS0CH4 EEP_FS0CH3 EEP_FS0CH2 EEP_FS0CH1 EEP_FS0CH0
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
Table 104. EEPM0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
EEP_FS0CH7
EEP_FS0CH6
EEP_FS0CH5
EEP_FS0CH4
EEP_FS0CH3
EEP_FS0CH2
EEP_FS0CH1
EEP_FS0CH0
R/W
0h
CH7 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0h
0h
0h
0h
0h
0h
0h
CH6 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH5 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH4 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH3 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH2 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH1 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH0 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
140
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.90 EEPM1 Register (Offset = C1h) [reset = 0h]
EEPM1 is shown in Figure 136 and described in Table 105.
Return to the Summary Table.
Channel enable setting in fail-safe state 0 for channel 8 to 11.
Figure 136. EEPM1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_FS0CH11 EEP_FS0CH10 EEP_FS0CH9 EEP_FS0CH8
R/W-0h R/W-0h R/W-0h R/W-0h
Table 105. EEPM1 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
EEP_FS0CH11
R/W
0h
CH11 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
2
1
0
EEP_FS0CH10
EEP_FS0CH9
EEP_FS0CH8
R/W
R/W
R/W
0h
0h
0h
CH10 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH9 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
CH8 setting in fail-safe state 0.
0h = Disabled
1h = Enabled
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
141
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.91 EEPM2 Register (Offset = C2h) [reset = FFh]
EEPM2 is shown in Figure 137 and described in Table 106.
Return to the Summary Table.
Channel enable setting in fail-safe state 1 for channel 0 to 7.
Figure 137. EEPM2 Register
7
6
5
4
3
2
1
0
EEP_FS1CH7 EEP_FS1CH6 EEP_FS1CH5 EEP_FS1CH4 EEP_FS1CH3 EEP_FS1CH2 EEP_FS1CH1 EEP_FS1CH0
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
Table 106. EEPM2 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
EEP_FS1CH7
EEP_FS1CH6
EEP_FS1CH5
EEP_FS1CH4
EEP_FS1CH3
EEP_FS1CH2
EEP_FS1CH1
EEP_FS1CH0
R/W
1h
CH7 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1h
1h
1h
1h
1h
1h
1h
CH6 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH5 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH4 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH3 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH2 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH1 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH0 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
142
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.92 EEPM3 Register (Offset = C3h) [reset = Fh]
EEPM3 is shown in Figure 138 and described in Table 107.
Return to the Summary Table.
Channel enable setting in fail-safe state 1 for channel 8 to 11.
Figure 138. EEPM3 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_FS1CH11 EEP_FS1CH10 EEP_FS1CH9 EEP_FS1CH8
R/W-1h R/W-1h R/W-1h R/W-1h
Table 107. EEPM3 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
EEP_FS1CH11
R/W
1h
CH11 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
2
1
0
EEP_FS1CH10
EEP_FS1CH9
EEP_FS1CH8
R/W
R/W
R/W
1h
1h
1h
CH10 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH9 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
CH8 setting in fail-safe state 1.
0h = Disabled
1h = Enabled
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
143
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.93 EEPM4 Register (Offset = C4h) [reset = FFh]
EEPM4 is shown in Figure 139 and described in Table 108.
Return to the Summary Table.
Figure 139. EEPM4 Register
7
6
5
4
3
2
1
0
EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC
H7
H6
H5
H4
H3
H2
H1
H0
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
R/W-1h
Table 108. EEPM4 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
EEP_DIAGENCH7
EEP_DIAGENCH6
EEP_DIAGENCH5
EEP_DIAGENCH4
EEP_DIAGENCH3
EEP_DIAGENCH2
EEP_DIAGENCH1
EEP_DIAGENCH0
R/W
1h
Channel 7 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1h
1h
1h
1h
1h
1h
1h
Channel 6 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 5 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 4 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 3 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 2 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 1 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 0 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
144
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.94 EEPM5 Register (Offset = C5h) [reset = Fh]
EEPM5 is shown in Figure 140 and described in Table 109.
Return to the Summary Table.
Figure 140. EEPM5 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC EEP_DIAGENC
H11
H10
H9
H8
R/W-1h
R/W-1h
R/W-1h
R/W-1h
Table 109. EEPM5 Register Field Descriptions
Bit
Field
Type
R
Reset
0h
Description
7-4
3
RESERVED
RESERVED
EEP_DIAGENCH11
R/W
1h
Channel 11 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
2
1
0
EEP_DIAGENCH10
EEP_DIAGENCH9
EEP_DIAGENCH8
R/W
R/W
R/W
1h
1h
1h
Channel 10 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 9 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Channel 8 diagnostics enable EEPROM register.
0h = Disabled
1h = Enabled
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
145
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.95 EEPM6 Register (Offset = C6h) [reset = 0h]
EEPM6 is shown in Figure 141 and described in Table 110.
Return to the Summary Table.
Figure 141. EEPM6 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_LDO
R/W-0h
RESERVED
R-0h
EEP_EXPEN
R/W-0h
EEP_DEVADDR
R/W-0h
Table 110. EEPM6 Register Field Descriptions
Bit
7
Field
Type
R
Reset
0h
Description
RESERVED
EEP_LDO
RESERVED
6
R/W
0h
LDO output voltage setting.
0h = 5.0V
1h = 4.4V
5
4
RESERVED
EEP_EXPEN
R
0h
0h
RESERVED
R/W
PWM generator exponetinal dimmng enable register.
0h = Disabled
1h = Enabled
3-0
EEP_DEVADDR
R/W
0h
Device slave address EEPROM register
0h = slave address is 0000b
1h = slave address is 0001b
2h = slave address is 0010b
3h = slave address is 0011b
4h = slave address is 0100b
5h = slave address is 0101b
6h = slave address is 0110b
7h = slave address is 0111b
8h = slave address is 1000b
9h = slave address is 1001b
Ah = slave address is 1010b
Bh = slave address is 1011b
Ch = slave address is 1100b
Dh = slave address is 1101b
Eh = slave address is 1110b
Fh = slave address is 1111b
146
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.96 EEPM7 Register (Offset = C7h) [reset = A7h]
EEPM7 is shown in Figure 142 and described in Table 111.
Return to the Summary Table.
Figure 142. EEPM7 Register
7
6
5
4
3
2
1
0
EEP_PWMFREQ
R/W-Ah
EEP_INTADDR
R/W-0h
EEP_OFAF
R/W-1h
EEP_REFRANGE
R/W-3h
Table 111. EEPM7 Register Field Descriptions
Bit
7-4
Field
EEP_PWMFREQ
Type
Reset
Description
R/W
Ah
PWM frequency selection EEPROM register
0h = 200Hz
1h = 250Hz
2h = 300Hz
3h = 350Hz
4h = 400Hz
5h = 500Hz
6h = 600Hz
7h = 800Hz
8h = 1000Hz
9h = 1200Hz
Ah = 2kHz
Bh = 4kHz
Ch = 5.9kHz
Dh = 7.8kHz
Eh = 9.6kHz
Fh = 20.8kHz
3
EEP_INTADDR
R/W
0h
Slave address selection bit.
0x0: Deivce slave address set by ADDR2/ADDR1/ADDR0 pins
configuration
0x1: Device slave address set by EEP_DEVADDR EEPROM register
2
EEP_OFAF
R/W
R/W
1h
3h
Output failure state setting.
0x0: One-fails-others-on.
0x1: One-fails-all-fail.
1-0
EEP_REFRANGE
Reference current ratio setting EEPROM register
0h = 64
1h = 128
2h = 256
3h = 512
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
147
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.97 EEPM8 Register (Offset = C8h) [reset = 3h]
EEPM8 is shown in Figure 143 and described in Table 112.
Return to the Summary Table.
Figure 143. EEPM8 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
EEP_FLTIMEOUT
R/W-0h
EEP_ADCLOWSUPTH
R/W-3h
Table 112. EEPM8 Register Field Descriptions
Bit
7
Field
Type
R
Reset
0h
Description
RESERVED
REVSERVED
6-4
EEP_FLTIMEOUT
R/W
0h
FlexWire timeout timer setting EEPROM register.
0h = 1ms
1h = 125µs
2h = 250µs
3h = 500µs
4h = 1.25ms
5h = 2.5ms
6h = 5ms
7h = 10ms
3-0
EEP_ADCLOWSUPTH
R/W
3h
ADC Supply monitor threshold setting EEPROM register.
0h = 5V
1h = 6V
2h = 7V
3h = 8V
4h = 9V
5h = 10V
6h = 11V
7h = 12V
8h = 13V
9h = 14V
Ah = 15V
Bh = 16V
Ch = 17V
Dh = 18V
Eh = 20V
148
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.98 EEPM9 Register (Offset = C9h) [reset = 0h]
EEPM9 is shown in Figure 144 and described in Table 113.
Return to the Summary Table.
Figure 144. EEPM9 Register
7
6
5
4
3
2
1
0
EEP_ODIOUT
R/W-0h
EEP_ODPW
R/W-0h
Table 113. EEPM9 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
EEP_ODIOUT
R/W
0h
On-demand diagnostics output current setting EEPROM register.
0x0 to 0xE: IOUT = (CONF_ODIOUT*4+1)/64*I(FULL_RANGE)
0xF: ODIOUT is using its channel setting current
3-0
EEP_ODPW
R/W
0h
On-demand diagnostics pulse-width setting EEPROM register.
0h = 100µs
1h = 20µs
2h = 30µs
3h = 50µs
4h = 80µs
5h = 150µs
6h = 200µs
7h = 300µs
8h = 500µs
9h = 800µs
Ah = 1ms
Bh = 1.2ms
Ch = 1.5ms
Dh = 2ms
Eh = 3ms
Fh = 5ms
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
149
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.99 EEPM10 Register (Offset = CAh) [reset = 0h]
EEPM10 is shown in Figure 145 and described in Table 114.
Return to the Summary Table.
Figure 145. EEPM10 Register
7
6
5
4
3
2
1
0
EEP_WDTIMER
R/W-0h
EEP_INITTIMER
R/W-0h
Table 114. EEPM10 Register Field Descriptions
Bit
7-4
Field
EEP_WDTIMER
Type
Reset
Description
R/W
0h
Watchdog timer setting EEPROM register.
0h = Disabled, do not automatically enter fail-safe state
1h = 200µs
2h = 500µs
3h = 1ms
4h = 2ms
5h = 5ms
6h = 10ms
7h = 20ms
8h = 50ms
9h = 100ms
Ah = 200ms
Bh = 500ms
Ch = 0µs; direct enter fail-safe state
Dh = 0µs; direct enter fail-safe state
Eh = 0µs; direct enter fail-safe state
Fh = 0µs; direct enter fail-safe state
3-0
EEP_INITTIMER
R/W
0h
Initialization timer setting EEPROM register.
0h = 0ms
1h = 50ms
2h = 20ms
3h = 10ms
4h = 5ms
5h = 2ms
6h = 1ms
7h = 500µs
8h = 200µs
9h = 100µs
Ah = 50µs
Bh = 50µs
Ch = 50µs
Dh = 50µs
Eh = 50µs
Fh = 50µs
150
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
7.6.1.100 EEPM11 Register (Offset = CBh) [reset = 0h]
EEPM11 is shown in Figure 146 and described in Table 115.
Return to the Summary Table.
Figure 146. EEPM11 Register
7
6
5
4
3
2
1
0
EEP_ADCSHORTTH
R/W-0h
Table 115. EEPM11 Register Field Descriptions
Bit
7-0
Field
EEP_ADCSHORTTH
Type
Reset
Description
ADC short detection threshold setting EEPROM register
R/W
0h
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
151
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
7.6.1.101 EEPM15 Register (Offset = CFh) [reset = 23h]
EEPM15 is shown in Figure 147 and described in Table 116.
Return to the Summary Table.
Figure 147. EEPM15 Register
7
6
5
4
3
2
1
0
EEP_CRC
R/W-23h
Table 116. EEPM15 Register Field Descriptions
Bit
7-0
Field
Type
Reset
Description
EEP_CRC
R/W
23h
CRC reference for all EEPROM register, manufacture default CRC
code is 23h
152
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI™s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS929120-Q1 device with FlexWire interface easily generates independent brightness and ON/OFF control
for large amount LED units. It allows each single LED as a pixel in large LED array or string to display a
complicated pattern or animation under accurate control. The FlexWire interface also uses the CAN physical
layer through external CAN transceiver for data transmission between master controller (MCU) and TPS929120-
Q1, which allows the TPS929120-Q1 to be controlled by control module far away in long distance. With these
features, the single TPS929120-Q1 or multiple TPS929120-Q1 devices can drive large volume LEDs with digital
control interface for automotive rear-lamp applications. The long distance, reliable off-board communication with
high EMC performance simplifies the system design in lower cost for automotive application.
The TPS929120-Q1 also operates as a standalone LED driver without master controller. The fail-safe state is
design to ensure the TPS929120-Q1 keeps operating in case the communication loss or master controller (MCU)
damaged. TPS929120-Q1 can also use the fail-safe state without master-controller design for traditional
automotive rear-lamp applications.
8.2 Typical Application
8.2.1 Smart Rear Lamp With Distributed LED drivers
Use multiple TPS929120-Q1 device to control large numbers of LED pixels for rear-lamp animation.
Power from
BCM
CAN from
BCM
12x
12x
12x
12x
12x
DC/DC
(optional)
CAN
XCVR
TX
RX
TPS929120-Q1
TX RX
TPS929120-Q1
TX RX
TPS929120-Q1
TX RX
TPS929120-Q1
TX RX
TPS929120-Q1
TX
RX
TX
RX
CAN
XCVR
MCU
CAN XCVR
CAN XCVR
Figure 148. System Block Diagram
VLDO1
TPS929120-Q1
TPS929120-Q1
*
*
RX
RX
RX
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
OUT11
VLDO1
C1
4.7µF
VLDO2
C3
4.7µF
CANH
CANL
VLDO
VLDO
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
CAN
Transceiver
VIO
GND
GND
4.7kꢀ
TX
TX
TX
ERR
ERR
C2
4.7µF
C4
4.7µF
SUPPLY
SUPPLY
FS
SUPPLY
SUPPLY
FS
Supply
FS 47kꢀ
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
REF
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
REF
VLDO2
1nF
1nF
R(REF)
R(REF)
: 1nF ceramic capacitor is recommended for each output channel
*
Figure 149. Typical Application Schematic
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
153
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
Typical Application (continued)
8.2.2 Design Requirements
Input voltage ranges from 9 V to 16 V, and a total of 60 LED strings with 3 LEDs in each string are required in
one rear-lamp housing. The 60 LED strings must be controlled independently to achieve the animation effect.
The maximum forward voltage of single LED V(F_MAX) = 2.5 V, minimum forward voltage V(F_MIN) = 1.9 V, and
each string current I(LED) = 50 mA. The 36 strings of LED, and 24 strings of LED and MCU must be placed in
three different boards due to the shape of the rear-lamp housing.
8.2.3 Detailed Design Procedure
STEP1: Determine the architecture at system level.
Because MCU is located in a speared board to the LED boards, the CAN physical layer must be utilized for off-
board long distance communication between LED driver boards and MCU board. The overall system block
diagram is shown in Figure 149 and the typical schematic for 24 strings of LED board is shown in Figure 149.
The pullup resistors for RX and TX interface may or may not be required, depending the model of the CAN
transceiver. Normally the pullup resistor value for RX and TX must be about 10 kΩ. TI recommends putting a
4.7-µF ceramic capacitor on the VLDO output to keep the voltage stable. Because only one CAN transceiver is
required per one PCB board, the CAN transceiver must only be powered by one LDO output of the TPS929120-
Q1. DO NOT tie the LDO outputs for all TPS929120-Q1 in one PCB board. TI also recommends placing a 4.7-µF
decoupling ceramic capacitor close to the SUPPLY pin of each TPS929120-Q1 to obtain good EMC
performance.
STEP2: Thermal analysis for the worst application conditions.
Normally the thermal analysis is necessary for linear LED-driver applications to ensure that the operation junction
temperature of TPS929120-Q1 is well managed. The total power consumption on the TPS929120-Q1 itself is
one important factor determining operation junction temperature, and it can be calculated by using Equation 8.
P
= V
- V
ìI(CH) ìN(CH)
(MAX)
(SUPPLY _MAX)
(LED _MIN)
where
•
•
•
•
V(SPPLY_MAX) is maximum supply voltage
V(LED_MIN) is minimum output voltage
I(CH) is channel current
N(CH) is number of used channels
(8)
Based on the worst-case analysis for maximum power consumption on device, either optimizing PCB layout for
better power dissipation as Layout Example describing or implementing a DC-to-DC converter in previous stage
on MCU board can be considered. The DC-to-DC such as a buck converter or buck-boost converter can regulate
the batter voltage to be a stable supply for the TPS929120-Q1 with sufficient headroom. It minimizes the power
combustion on the TPS929120-Q1 itself as well as the whole system. In this application, the DC-to-DC converter
with 8.5-V output voltage can make sure current output on each output channel of TPS929120-Q1 is stable. The
calculated maximum power dissipation on the device is 1.68 W as Equation 9.
P
= V
- V
ìI(CH) ìN(CH)
(
)
(MAX)
(SUPPLY _REG)
(LED_MIN)
= 8.5 -1.9ì3 ì0.05ì12 = 1.68W
(
)
where
•
•
•
•
V(SPPLY_MAX) is maximum supply voltage
V(LED_MIN) is minimum output voltage
I(CH) is channel current
N(CH) is number of used channels
(9)
154
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
Typical Application (continued)
STEP3: Set up the slave address for individual TPS929120-Q1.
The slave address of TPS929120-Q1 can be configured by ADDR2/ADDR1/ADDR0 pins or EEP_DEVADDR
selected by EEP_INTADDR. The detail description is explained in UART Interface Address Setting. If the total
number of TPS929120-Q1 is less than 8, TI recommends using ADDR2/ADDR1/ADDR0 pins for slave device
configuration.
STEP4: DC current setup for each LED string.
The DC current for all output channel can be programable by external resistor, R(REF) and internal register
CONF_REFRANGE. The resistor value can be calculated by using Figure 149. The manufacturer default value
for K(REF) is 512. If the other number rather than 512 is chosen for DC current setting, the selected code needs to
burnt into EEPROM register EEP_REFRANGE to change the default value for CONF_REFRANGE. A 1-nF
ceramic capacitor could be placed in parallel with R(REF) resistor to improve the noise immunity. The
CONF_IOUTx register can be used to program DC current for each output channel independently mainly for dot
correction purpose. The code setting for CONF_IOUTx must be decided in the end of production line according
to the LED calibration result. The detail calculation is described in 64-Step Programmable High-Side Constant-
Current Output.
V
(REF)
R(REF)
=
ìK(REF)
I(FULL _RANGE)
where
•
•
V(REF) = 1.235 V typically
K(REF) = 64, 128, 256 or 512 (default)
(10)
Table 117. Reference Current Range Setting
CURRENT (mA)
CONF_REFRANGE
K(REF)
512
256
128
64
REF RESISTOR VALUE (kΩ)
11b
10b
01b
00b
12.7
6.34
3.16
1.58
50
TI recommends placing a 1-nF ceramic capacitor on each of output channels to achieve good EMC performance.
STEP5: Design the configuration for PWM generator. Basically there are three main parameters for PWM
generator must be considered including:
•
•
•
PWM frequency set by CONF_PWMFREQ. The detail calculation and description is explained in PWM
Dimming Frequency. The default value of CONF_PWMFREQ can be changed by burning the target value to
EEP_PWMFREQ.
PWM dutycycle set by CONF_PWMOUTx and CONF_PWMLOWOUTx. The detail calculation and description
is explained in Linear Brightness Control. The default value of CONF_PWMOUTx can be changed by burning
the target value to EEP_PWMFREQ.
PWM dimming method set by CONF_EXPEN. The detail calculation and description is explained in
Exponential Brightness Control. The default value of CONF_EXPEN can be changed by burning the target
value to EEP_PWMFREQ.
STEP6: Design the diagnostics configuration. The diagnostics configuration for both normal state and fail-safe
states must be set up properly based on the system requirements. The following configuration registers need to
designed:
•
•
•
Low-supply warning threshold set by CONF_ADCLOWSUPTH. The detail calculation and description is
explained in Low-Supply Warning Diagnostics in Normal State. The default value of CONF_ADCLOWSUPTH
can be changed by burning the target value to EEP_ADCLOWSUPTH.
Diagnostics enabling setup for each channel by CONF_DIAGENCHx. The diagnostics for each channel can
be enabled or disabled by CONF_DIAGENCHx register. The detail description is explained in Fault Masking.
The default value of CONF_DIAGENCHx can be changed by burning the target value to EEP_DIAGENCHx.
On-demand invisible diagnostic current and pulse setup by CONF_ODIOUT and CONF_ODPW. The detail
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
155
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
calculation and description is explained in On-Demand Off-State Invisible Diagnostics. The default value of
CONF_ODIOUT and CONF_ODPW can be changed by burning the target value to EEP_ODIOUT and
EEP_ODPW.
•
Auto single-LED short-circuit configuration by CONF_AUTOSS and CONF_ADCSHORTTH. The detail
calculation and description is explained in Automatic Single-LED Short-Circuit (AutoSS) Detection in Normal
State. The default value of CONF_AUTOSS and CONF_ADCSHORTTH can be changed by burning the
target value to EEP_AUTOSS and EEP_ADCSHORTTH.
•
•
Fail-safe state access watchdog timer setup by CONF_WDTIMER. The detail calculation and description is
explained in Normal State. The default value of CONF_WDTIME can be changed by burning the target value
to EEP_WDTIMER.
Channel setup in fail-safe states. Each output channels can be enabled or disabled independently in fail-safe
state 0 and fail-safe state 1 by EEP_FS0CHx and EEPFS1CHx. In fail-safe state, the FS pin can be used as
control signal to change device operating in fail-safe state 0 or fail-safe state 1. The manufacture defaults
EEP_FS0CHx to 0 and EEP_FS1CHx to 1, so supply logic low voltage to FS pin turns off all the output
channels in fail-safe state 0 and supply logic high voltage to FS pin turns on all the output channels in fail-
safe state 1. With this configuration, input a PWM signal to FS pin can also achieve brightness control for all
output channels. The detail calculation and description is explained in Fail-Safe States.
•
•
One-fails-all-fail setup by EEP_OFAF. If the one-fails-all-fail can be enabled by burning 1 to EEP_OFAF
according to system requirements. Tie the ERR pins for all TPS929120-Q1 in the system together with a
single 4.7-kΩ pullup resistor to realize the one-fails-all-fail feature. The detail calculation and description is
explained in Programmable Output Failure State.
CRC check reference calculation for EEP_CRC. Once all EEPROM register data is designed, the CRC
reference value for all EEPROM register needs to calculated and burnt into EEP_CRC. The detail calculation
and description is explained in EEPROM CRC Error in Normal State.
STEP7: EEPROM burning solution design.
TI recommends that the EEPROM burning be done in the end of production line; the detail flow is introduced in
EEPROM Register Access and Burn.
8.2.4 Application Curves
CH1 = RX
CH2 = TC
CH3 = CANH
CH1 = RX
CH2 = TX
CH3 = V(OUT0)
CH4 = CANL
CH4 = I(OUT0)
Figure 150. CAN Transceiver Operating
Figure 151. Output Control By FlexWire Interface
156
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
TPS929120-Q1
www.ti.com
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
9 Power Supply Recommendations
The TPS929120-Q1 is designed to operate from an automobile electrical power system within the range
specified in Power Supply (SUPPLY). The V(SUPPLY) input must be protected from reverse voltage and voltage
dump condition over 40 V. The impedance of the input supply rail must be low enough that the input current
transient does not cause drop below LED string required forward voltage. If the input supply is connected with
long wires, additional bulk capacitance may be required in addition to normal input capacitor.
10 Layout
10.1 Layout Guidelines
Thermal dissipation is the primary consideration for TPS929120-Q1 layout. TI recommends large thermal
dissipation area connected to thermal pads with multiple thermal vias. Place the capacitor for both SUPPLY input
and VLDO output as closed as possible to the pins. The R(REF) resistor must also be placed as closed as
possible to the REF pin.
10.2 Layout Example
VIA to GND
VIA to Bottom Plane
To µC or CAN Tranceiver
TPS929120-Q1
VCC = 5V
RX
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
VLDO
To µC or CAN Tranceiver
To µC
GND
TX
ERR
SUPPLY
SUPPLY
FS
To Power Supply
To VCC or GND
To VCC or GND
ADDR2/CLK
ADDR1/PWM1
ADDR0/PWM0
REF
To VCC or GND
To VCC or GND
Thermal Pad
Figure 152. TPS929120-Q1 Layout
Copyright © 2019–2020, Texas Instruments Incorporated
Submit Documentation Feedback
157
Product Folder Links: TPS929120-Q1
TPS929120-Q1
SLVSE03A –APRIL 2019–REVISED FEBRUARY 2020
www.ti.com
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.3 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
158
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Product Folder Links: TPS929120-Q1
PACKAGE OPTION ADDENDUM
www.ti.com
4-Nov-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
2000
2000
(1)
(2)
(3)
(4/5)
(6)
TPS929120AQPWPRQ1
TPS929120QPWPRQ1
ACTIVE
HTSSOP
HTSSOP
PWP
24
24
Green (RoHS
& no Sb/Br)
NIPDAU
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 125
-40 to 125
929120AQ
929120Q
ACTIVE
PWP
Green (RoHS
& no Sb/Br)
NIPDAU
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
4-Nov-2020
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Nov-2020
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TPS929120AQPWPRQ1 HTSSOP PWP
TPS929120QPWPRQ1 HTSSOP PWP
24
24
2000
2000
330.0
330.0
16.4
16.4
6.95
6.95
8.3
8.3
1.6
1.6
8.0
8.0
16.0
16.0
Q1
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Nov-2020
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
TPS929120AQPWPRQ1
TPS929120QPWPRQ1
HTSSOP
HTSSOP
PWP
PWP
24
24
2000
2000
367.0
367.0
367.0
367.0
38.0
38.0
Pack Materials-Page 2
GENERIC PACKAGE VIEW
PWP 24
4.4 x 7.6, 0.65 mm pitch
PowerPADTM TSSOP - 1.2 mm max height
PLASTIC SMALL OUTLINE
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224742/B
www.ti.com
PACKAGE OUTLINE
PWP0024P
PowerPADTM TSSOP - 1.2 mm max height
S
C
A
L
E
2
.
0
0
0
SMALL OUTLINE PACKAGE
C
6.6
6.2
TYP
A
0.1 C
PIN 1 INDEX
AREA
SEATING
22X 0.65
PLANE
24
1
2X
7.9
7.7
7.15
NOTE 3
12
13
0.30
0.19
24X
4.5
4.3
B
0.1
C A B
SEE DETAIL A
(0.15) TYP
2X 1.00 MAX
NOTE 5
13
12
2X 0.35 MAX
NOTE 5
0.25
GAGE PLANE
1.2 MAX
2.98
2.08
25
THERMAL
PAD
0.15
0.05
0.75
0.50
0 -8
A
20
DETAIL A
TYPICAL
24
1
2.4
1.5
4224478/A 10/2018
PowerPAD is a trademark of Texas Instruments.
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.
www.ti.com
EXAMPLE BOARD LAYOUT
PWP0024P
PowerPADTM TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
(3.4)
NOTE 9
(2.4)
METAL COVERED
BY SOLDER MASK
SYMM
24X (1.5)
1
24X (0.45)
24
SEE
DETAILS
(R0.05) TYP
22X (0.65)
(2.98)
25
SYMM
(7.8)
NOTE 9
(1) TYP
SOLDER MASK
DEFINED PAD
(
0.2) TYP
VIA
12
13
(1) TYP
(5.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 8X
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
OPENING
METAL
EXPOSED METAL
EXPOSED METAL
0.05 MAX
ALL AROUND
0.05 MIN
ALL AROUND
NON-SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
15.000
SOLDER MASK DETAILS
4224478/A 10/2018
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged
or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
PWP0024P
PowerPADTM TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
(2.4)
BASED ON
0.125 THICK
STENCIL
METAL COVERED
BY SOLDER MASK
24X (1.5)
1
24X (0.45)
24
(R0.05) TYP
22X (0.65)
25
(2.98)
SYMM
BASED ON
0.125 THICK
STENCIL
12
13
SYMM
(5.8)
SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X
STENCIL
THICKNESS
SOLDER STENCIL
OPENING
0.1
2.68 X 3.33
2.40 X 2.98 (SHOWN)
2.19 X 2.72
0.125
0.15
0.175
2.03 X 2.52
4224478/A 10/2018
NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
12. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明