UC37131D [TI]

Smart Power Switch;


型号：	UC37131D
厂家：	TEXAS INSTRUMENTS
描述：	Smart Power Switch
文件：	总12页 (文件大小：117K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

UC17131/2/3

UC27131/2/3

UC37131/2/3

Smart Power Switch

FEATURES

DESCRIPTION

• 300mA Continuous Output Current

The UC37131, UC37132 and UC37133 are a family of smart power

switches which can drive resistive or inductive loads from the high side or

low side.

• Low Side or High Side Switch

Configuration

The UC37132 is available in 14 pin (DIP), 16 pin (SOIC), or 20 pin (CLCC)

packages and can accommodate both low side (load to VCC) or high side

(load to GND) configurations. The UC37131 and UC37133 are exclusively

for a low side or a high side configuration respectively and both are avail-

able in an 8 pin package. Both high side and low side configurations provide

high current switching with low saturation voltages which can drive resistive

or inductive loads.

• 8V to 65V Operation

• Overload and Short Circuit Protection

• Power Interruption Protection

• +6V Regulated Voltage

• 2mA Quiescent Current

The input to the switch is driven by a low voltage signal, typically 5V. Addi-

tionally, UC37132 features adjustable hysteresis. The output of the device

can switch a load between 8V and 65V. Output current capability is 300mA

continuous or 700mA peak.

• Programmable Overcurrent and

Power Interruption Protection

• 1% to 30% Programmable Input

Comparator Hysteresis (on UC37132)

The device also has inherent smart features that allow for programmable

turn-on delay in enabling the output following startup. The same capacitor

that specifies the turn-on delay is also used to program a VCC power inter-

ruption time. If VCC drops below a threshold for a time specified by this ca-

pacitor, the output is turned off and a new turn-on delay will be re-triggered.

Similarly, if high current persists longer than the response delay, the output

driver will operate in a very low duty cycle mode to protect the IC.

• Low and High Side Internal High

Current Clamps When Driving

Inductive Loads

UC37132 BLOCK DIAGRAM

VREF 11

6V/8mA

VCC

CSH

PRE-REGULATOR

INPUT

COMPARATOR

IN 13

72V

Q_OUT

TURN-ON/OFF

AND

SHORT CIRCUIT

PROTECTION

1/2

VREF

CSL

GND

HYST

LED

CDEL

UDG-98026

SLUS340 - APRIL 1999

UC17131/2/3

UC27131/2/3

UC37131/2/3

UC37131 BLOCK DIAGRAM

VREF

VCC

PRE-REGULATOR

6V/8mA

INPUT

COMPARATOR

72V

HYST (FIXED) =

30%

Q_OUT

TURN-ON/OFF

AND

SHORT CIRCUIT

PROTECTION

1/2

VREF

CSL

GND

LED

CDEL

UDG-98059

UC37133 BLOCK DIAGRAM

VREF

VCC

PRE-REGULATOR

6V/8mA

CSH

INPUT

COMPARATOR

HYST (FIXED) =

30%

72V

Q_OUT

TURN-ON/OFF

AND

SHORT CIRCUIT

PROTECTION

1/2

VREF

GND

LED

CDEL

UDG-98060

UC17131/2/3

UC27131/2/3

UC37131/2/3

CONNECTION DIAGRAMS

ABSOLUTE MAXIMUM RATINGS

VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65V

LS – HS (Clamped by internal circuitry) . . . . . . . . . . . . . . . 78V

CSH, LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65V

Output Current

SOIC-16 (Top View)

(for UCX7132)

D Package

Continuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400mA

Peak . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 900mA

Remaining Pin Voltages . . . . . . . . . . . . . . . . . . . . . –0.3V to 9V

Storage Temperature . . . . . . . . . . . . . . . . . . . −65°C to +150°C

Junction Temperature. . . . . . . . . . . . . . . . . . . –55°C to +150°C

Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . . +300°C

N/C

GND

CSL

HYST

VREF

CDEL

LED

N/C

Currents are positive into, negative out of the specified termi-

nal. Consult Packaging Section of Databook for thermal limita-

tions and considerations of packages.

CSH

N/C

VCC

PLCC-20 (Top View)

(for UCX7132)

N/C

L Packages

N/C

CSH

CSL

DIL-8, SOIC-8 (Top View)

(for UCX7131)

J, N, or D Packages

20 19

N/C

VCC

N/C

GND

N/C

LED

CDEL

VREF

VCC

10 11 12 13

N/C

HYST

VREF

CDEL

CSL

GND

LED

DIL-14 (Top View)

(for UCX7132)

J, or N Packages

DIL-8, SOIC-8 (Top View)

(for UCX7133)

J, N, or D Packages

N/C

GND

CSL

N/C

LED

CDEL

VREF

VCC

CSH

HYST

VREF

CDEL

LED

N/C

CSH

VCC

GND

PRODUCT SELECTION TABLES

PART

PACKAGE

PART

TEMPERATURE

RANGE

AVAILABLE

PACKAGES

NUMBER

UCX7131

UCX7132

UCX7133

CONFIGURATIONS

Low Side Only

PIN COUNT

NUMBER

14, 16, 20

UC1713X

UC2713X

UC3713X

–55°C to +125°C

–40°C to +85°C

0°C to +70°C

J, L

D, N

Low Side or High Side

High Side Only

UC17131/2/3

UC27131/2/3

UC37131/2/3

ELECTRICAL CHARACTERISTICS Unless otherwise specified, CDEL = 10nF, VCC = 25V, CSL = GND, CSH = LS;

R_CSH= 0.5Ω (Note 1); IN=0V (for OFF condition) and IN=5V (for ON condition); T_A= T_J.

PARAMETER TEST CONDITIONS MAX UNITS

MIN

TYP

Reference

VREF

25°C

5.8

5.6

6.2

6.4

–55°C to 125°C

VCC = 8V to 64V

0 < IREF < 8mA

REF = 0V

Line Regulation

Load Regulation

Short Circuit Current

Input Comparator

Turn-On Threshold Voltage

Input Bias Current

Hysteresis

2.7

3.3

µA

VIN = 3.5V

RHYST = GND (Internally for X31, X33)

RHYST = 96.67k for (X32)

0.775

0.9

1.025

Output: High Side (UCX7133: CSH = LS and CSL = GND Internally; See Fig. 2a)

Rise Time (Off to On)

Fall Time (On to Off)

Output Short Circuit

Voltage Clamp

R_LOAD= 250Ω to GND

HS = 0.25Ω to GND

V/µs

500

900

LS–HS

Saturation Voltage

25°C, R_LOAD= 100Ω to GND

–40°C, R_LOAD= 100Ω to GND

–55°C, R_LOAD= 100Ω to GND

1.2

1.3

1.4

Leakage Current

µA

Output: Low Side (UCX7131; CSH = VCC and CSL = HS Internally; See Fig. 2b)

Rise Time (On to Off)

Fall Time (Off to On)

Output Short Circuit

Voltage Clamp

R_LOAD= 250Ω to VCC, R_CSL= 0.5Ω

LS = 0.25Ω to VCC

V/µs

500

700

900

LS–HS

Saturation Voltage

25°C, R_LOAD= 100Ω to VCC, R_CSL= 0.5Ω

–40°C, R_LOAD= 100Ω to VCC, R_CSL= 0.5Ω

–55°C, R_LOAD= 100Ω to VCC, R_CSL= 0.5Ω

1.2

1.3

1.4

Leakage Current

µA

VCC Fault Section

Output Turn-On Delay, t_D(ON)

Output Turn-Off Delay, t_D(OFF)

Step VCC from 0V to 8V (See Fig. 3a)

9.5

13.5

700

Pulse VCC from 25V to VCC Turn-Off

Threshold

300

500

µs

VCC Turn-Off Threshold

CDEL Section

Pulse VCC Low

6.5

7.5

V_{CDEL_MAX}

5.8

4.9

1.0

V_{FAULT_H}

V_{FAULT_L}

Overcurrent Fault Section (See Fig. 3c)

Short Circuit Turn-Off Delay, t_SC

Short Circuit Recovery Time, t_ROFF

High Side Current Threshold, I_TH-H

Low Side Current Threshold, I_TH-L

Overcurrent Duty Cycle

Step I_LOAD:0mA to 400mA

I_LOAD= 400mA, 100µs

R_CSH= 0.5Ω

µs

250

0.6

325

0.8

400

1.0

R_CSL= 0.5Ω

R_LOAD= 0.25Ω to GND

UC17131/2/3

UC27131/2/3

UC37131/2/3

ELECTRICAL CHARACTERISTICS Unless otherwise specified, CDEL = 10nF, VCC = 25V, CSL = GND, CSH = LS;

R_CSH= 0.5Ω (Note 1); IN=0V (for OFF condition) and IN=5V (for ON condition); T_A= T_J.

PARAMETER TEST CONDITIONS MAX UNITS

MIN

TYP

LED Output

_SINK, t_DOFF, t_ROFF

I_LEAKAGE

Overall

V_LED= 7V

5.0

8.0

11.0

µA

Delay to Output

ICC

2.8

µs

Output Off

2.0

2.3

2.5

I_L= 1mA, 250mA (High Side)

I_L= 1mA, 250mA (Low Side)

Note 1: All test conditions are for a high side configuration as in Fig. 2a, unless otherwise specified.

PIN DESCRIPTIONS

CDEL: A capacitor connected to this pin is used to pro- HS: (For UC37132 and UC37133) The output of the

gram both VCC pulse interruption time and power switching transistor in the high side configuration. The

turn-on delay. The capacitor discharge time corresponds emitter of the output transistor is the HS pin which is con-

to VCC interruption and the charge time to VCC turn-on nected to the load. For the UC37132, the HS pin must be

delay. The ratio between turn-on delay and turn-off delay tied to the CSL pin in a low side application.

will be fixed based on internal charge and discharge cur-

rents and voltage thresholds.

HYST: (For UC37132) The pin used to program the in-

put comparator hysteresis by connecting a resistor to

The same fault circuitry and capacitor is used for short

circuit and overload protection. If an overcurrent or short

circuit is detected, the capacitor starts charging and

turns off the output if the condition persists at the end of

its charge time. The output will then operate in a low-duty

cycle mode to protect the IC. After short circuit recovery,

the output will be reactivated in order to check if the short

circuit was removed. If the overcurrent persists the chip

will continue in this pulsing mode.

ground. The hysteresis defaults to 30% with HYST

grounded (internally for UC37131 and UC37133).

3000

V_HYST

(3330 + R_HYST

)

IN: The input to the comparator that detects when the

output transistor should be turned on. The input thresh-

old is 3.0V (1/2 VREF) and the input voltage range is 0V

to VREF.

CSH: (For UC37132 and UC37133) This high side cur-

rent sense pin is used to program the current limit for

high side applications by connecting a resistor between

VCC and CSH. An over load current is detected when

the voltage drop between VCC and CSH exceeds

150mV. For the UC37132, in a high side application, the

CSH pin must be tied to the LS pin; in a low side applica-

tion, the CSH pin must be tied to VCC

LED: Open collector output intended to drive an LED.

This pin is driven low whenever the output is turned off

and is externally pulled high when the output is turned on

(see Fig. 3b and 3c).

LS: (For UC37131 and UC37132) The output of the

switching transistor in the low side configuration. The col-

lector of the output transistor is the LS pin which is con-

nected to the load. For the UC37132, the LS pin must be

tied to the CSH pin in a high side application.

CSL: (For UC37131 and UC37132) This low side cur-

rent sense pin is used to program the current limit for low

side applications by connecting a resistor between CSL

and GND. An over load current is detected when the volt-

age drop between CSL and GND exceeds 150mV. For

the UC37132, in a high side application, the CSL pin

must be tied to GND; in a low side application, the CSL

pin must be tied to the HS pin.

VREF: The 6V regulated reference capable of supplying

up to 8mA. The recommended decoupling capacitor is

1nF.

VCC: The supply voltage for the chip. Decouple this pin

with a good quality ceramic capacitor to ground.

GND: The reference point for the internal reference, all

thresholds, and the return for the remainder of the de-

vice.

UC17131/2/3

UC27131/2/3

UC37131/2/3

DESCRIPTION OF OPERATION

Reference

current of approximately 4µA. If the power stays off lon-

ger than this time, then a power up delay will be initial-

ized once power is resumed. This delay is the time it

The UC37131/2/3 family of devices features a 6V

bandgap reference that is used to bias on-chip logic. Al-

though the 6V reference is not trimmed, this bandgap ref-

erence provides less than 200ppm/°C. It is also used to

generate the on-chip 3V input comparator threshold and

is needed for the programmable hysteresis. The on-chip

reference has 8mA maximum current sourcing capacity

that is designed to power up external circuitry.

takes for CDEL to charge from 0V to V

of 4.9V.

FAULT_H

The overcurrent fault normal operation consists of the

chip staying off until CDEL fully recharges to V of

FAULT_H

4.9V. This is t . Once CDEL reaches 4.9V, the driver

R(OFF)

will turn back on. If the overcurrent fault is still present,

the chip will operate in a very low duty cycle (approxi-

mately 0.7%) based on the discharge (driver on) and

charge time (driver off) of the CDEL capacitor. This

overcurrent timing makes the chip act "smart" by allowing

very high currents needed to drive large capacitive loads

without setting off an overcurrent fault.

Input Comparator

The input comparator is a high gain comparator with hys-

teresis that fully switches with either a small signal

(30mV, minimum for 1% hysteresis) or a logic signal (0 to

6V max). Only a 5mV overdrive of the 3V threshold is

needed to switch the driver.

The overcurrent and current limit thresholds are pro-

grammed with the resistor R

from CSH to VCC (high

CSH

The hysteresis is set to 30% on the UC37131 and

UC37133. (This is 30% of 3V equating to 0.9V of hyster-

esis.) On the UC37132 it is programmable from 1% to

30%.

side) or R

a 150mV (I

from CSL to GND (low side). For example,

CSL

• R ) threshold will set the high side

CSH

LOAD

overcurrent fault threshold. An overall short circuit protec-

tion threshold is set at 300mV. Therefore, the recom-

mended R

of 0.5Ω will result in the 600mA short

Fault Logic

CSH

circuit. By changing the R

mally set the overcurrent and short circuit current limits.

value the user can opti-

CSH

The output of the comparator is logic ANDed with the

output of the fault logic. If a fault, either a power interrupt

or an overcurrent condition, persists longer than it takes

Output Driver

for the CDEL to discharge from its V

level of

CDEL_MAX

Once the turn-on signal is gated through from the input

comparator, the output transistor is turned on. The output

drive transistor is a composite PNP, NPN structure. This

is a specially designed structure that keeps all the drive

current needed for the load to be sourced through the LS

pin. This keeps the overall power dissipation to less than

4mA independent of the load.

5.8V to its V

of 1.3V, the fault protection block will

FAULT_L

output a logic 0 to the NAND gate and turn off the output

driver. If the fault goes away prior to CDEL being dis-

charged to 1.3V, the chip will resume normal operation

without going through a turn-on delay.

The power interrupt normal operation consists of the chip

turning the driver immediately back on if the interrupt

goes away prior to CDEL reaching its lower threshold as

described above. The CDEL capacitor is chosen based

upon the maximum power interrupt time (t ) allowed

without the output experiencing a turn-on delay. This in-

The output driver also has a 72V zener diode wired be-

tween its base and collector. This allows the output to

swing and clamp to 72V above ground when discharging

an inductive load in a low side application. The inductive

zener clamp can discharge the 250mA to 400mA full

load current. This consequently allows the LS pin to

safely swing above VCC. Similarly, the 72V zener diode

will allow the HS pin to safely swing and clamp 72V be-

low LS/VCC when discharging an inductive load in a high

side application. This 72V zener diode simplifies the user

application by eliminating the need for external clamp di-

odes.

INT

terrupt time must be less than t

where t

D(OFF)

equal to the time it takes the CDEL capacitor to dis-

charge from V (5.8V) to V (1.3V) with a

CDEL_MAX

FAULT_L

discharge current of approximately 94µA. If the power

stays off only as long as t , the minimum power up

D(OFF)

delay will be equal to the time it takes to charge CDEL

from V (1.3V) to V (4.9V) with a charge

FAULT_L

FAULT_H

UC17131/2/3

UC27131/2/3

UC37131/2/3

APPLICATION INFORMATION

Choosing The CDEL Capacitor

ence an indeterminate state during this interruption, but

resume normal operation when VCC power returns to

normal.

The maximum amount of time that VCC power can be in-

terrupted and not require the outputs to go through a

turn-on delay cycle is user programmable by the CDEL

capacitor value. While VCC is interrupted, the outputs

will be in an indeterminate state and they may turn off

If the VCC power is interrupted for a time equal to or lon-

ger than t

then the following relationships apply.

D(OFF)

As the CDEL capacitor discharges past the V

FAULT_L

threshold, the output is fully disabled and must cycle

through a power up delay equal to t . The charge

current for the CDEL capacitor is equal to 4µA. The out-

during this interval, t . However, as long as the pro-

grammed interruption time is not exceeded, the outputs

will immediately turn back on with the return of VCC.

INT

D(ON)

puts will turn on when the CDEL capacitor charges up to

For example:

the V

threshold of 4.9V. The minimum turn-on

FAULT_H

t_INT≈ 500µs (User specified)

delay the outputs will experience will occur if t

is ex-

INT

actly equal to the t

has only discharged to V . This would be the mini-

FAULT_L

time and the CDEL capacitor

CDEL is selected such that the time it takes for this ca-

D(OFF)

pacitor to discharge from V

(5.8V) to V

CDEL_MAX

FAULT_L

mum turn-on delay time and is calculated with the follow-

ing equation:

(1.3V) with a discharge current of 94µA is just greater

than this t . This time is referred to as t

in Fig.

INT

D(OFF)

3b.

CDEL • V_{FAULT _L}−V_{FAULT _H}

t_{D ON}

(

)

min

I_DISCHARGE• t_D

I_CHARGE

OFF

(

)

CDEL =

V_{CDEL_MAX}−V_{FAULT _L}

Using the 10nF CDEL capacitor, for example, the mini-

mum turn-on delay calculates to 9ms. If the CDEL ca-

pacitor discharges completely to zero, then the 10nF

CDEL capacitor would cause a turn-on delay of 12.25ms.

The outputs would be off for this amount of time after

VCC power is restored. The total amount of time the out-

If t

is set equal to t , which the user has selected

D(OFF)

INT

to be 500µs, the minimum CDEL capacitor is calculated:

94µA • 500µs

CDEL =

5.8V − 1.3V

puts could be disabled is equal to the t

may include the indeterminate time of t

time, which

INT

For this application, the CDEL capacitor value calculates

to 10.4nF. By using a 10nF capacitor on CDEL, VCC can

be interrupted for up to 478µs and the outputs will experi-

, and the

D(OFF)

time, as shown in Fig. 3b.

D(ON)

VREF

VCC

+ L

PRE-REGULATOR

I_CC

R_CSH

C_REF

CSH

POWER

SUPPLY

INPUT

COMPARATOR

IN 13

VREF

GND

72V

C_CC

Q_OUT

OUT

1/2

TURN-ON/OFF

AND SHORT

CIRCUIT

VREF

LOAD

CSL

PROTECTION

GND

– L

I_GND

LED

HYST

CDEL

C_CDEL

R _HYST

UDG-98027

Figure 2a. High side application.

UC17131/2/3

UC27131/2/3

UC37131/2/3

APPLICATION INFORMATION (cont.)

VREF

VCC

I_CC

+ L

PRE-REGULATOR

C_REF

CSH

LOAD

C_CC

OUT

INPUT

COMPARATOR

IN 13

72V

POWER

SUPPLY

VREF

GND

Q_OUT

TURN-ON/OFF

AND SHORT

CIRCUIT

CSL

1/2

VREF

PROTECTION

R_CSL

GND

– L

I_GND

CDEL

HYST

LED

C_CDEL

R_HYST

UDG-98028

Figure 2b. Low side application.

t_INT

VCC

V_{CDEL_MAX}= 5.8V

V_{FAULT_H}= 4.9V

V_CDEL

V_{FAULT_H}

t_D(ON)

OUTPUT

DRIVER

DISABLED

ENABLED

INDETERMINATE

STATE

UDG-98029

Figure 3a. Power interrupt ignore operation, high side configuration, V = 5VDC.

UC17131/2/3

UC27131/2/3

UC37131/2/3

APPLICATION INFORMATION (cont.)

tINT

VCC

V_{CDEL_MAX}= 5.8V

V_{FAULT_H}= 4.9V

V_{FAULT_L}= 1.0V

V_CDEL

V_{FAULT_H}

t_D(OFF)

t_D(ON)

OUTPUT

DRIVER

DISABLED

ENABLED

LED

INDETERMINATE

STATE

UDG-98030

Figure 3b. Power interrupt fault operation, high side configuration, V = 5VDC.

LOAD

4.9V

CDEL

tSC

OUTPUT

DRIVER

tR(OFF)

LED

UDG-98031

Figure 3c. Overcurrent fault operation.

UNITRODE CORPORATION

7 CONTINENTAL BOULEVARD • MERRIMACK, NH 03054

TEL (603) 424-2410 • FAX (603) 424-3460

PACKAGE OPTION ADDENDUM

www.ti.com

23-Aug-2017

PACKAGING INFORMATION

Orderable Device

UC27131D

Status Package Type Package Pins Package

Eco Plan

Lead/Ball Finish

MSL Peak Temp

Op Temp (°C)

-40 to 85

0 to 70

Device Marking

Samples

Drawing

Qty

(1)

(2)

(6)

(3)

(4/5)

ACTIVE

SOIC

Green (RoHS

& no Sb/Br)

CU NIPDAU

Level-2-260C-1 YEAR

UC27131

UC27131DG4

UC27133D

ACTIVE

Green (RoHS

& no Sb/Br)

UC27131

UC27133

UC37133

Green (RoHS

& no Sb/Br)

UC27133DG4

UC37133D

Green (RoHS

& no Sb/Br)

Green (RoHS

& no Sb/Br)

UC37133DG4

Green (RoHS

& no Sb/Br)

0 to 70

⁽¹⁾The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 1

PACKAGE OPTION ADDENDUM

www.ti.com

23-Aug-2017

⁽⁶⁾Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.

TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its

semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers

should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated

circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and

services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is

accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced

documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements

different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the

associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers

remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have

full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products

used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with

respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous

consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and

take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will

thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,

including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to

assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any

way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource

solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI

products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,

enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically

described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that

include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE

TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY

RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or

other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information

regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or

endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the

third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR

REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO

ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF

MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL

PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,

INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF

PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,

DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN

CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN

ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949

and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such

products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards

and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must

ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in

life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.

Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life

support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all

medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).

Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications

and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory

requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-

compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

UC37131D [TI]

相关型号：

UC37131DG4

UC37131DTR

UC37131DTRG4

UC37131N

UC37131NG4

UC37132

UC37132D

UC37132DG4

UC37132DTR

UC37132DTRG4

UC37132N

UC37132NG4