ULN2803CDWR [TI]
50V、8 通道达林顿阵列 | DW | 20 | -40 to 85;型号: | ULN2803CDWR |
厂家: | TEXAS INSTRUMENTS |
描述: | 50V、8 通道达林顿阵列 | DW | 20 | -40 to 85 |
文件: | 总20页 (文件大小:1688K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ULN2803C
ZHCSQB7 –AUGUST 2022
ULN2803C 达林顿晶体管阵列
1 特性
3 说明
• 500mA 额定集电极电流
(单输出)
• 高电压输出:50V
• 钳位二极管输出
• 可兼容各类逻辑的输入
ULN2803C 器件是一款 50V、500mA 达林顿晶体管阵
列。该器件由八个 NPN 达林顿对组成,这些达林顿对
具有高压输出,带有用于开关电感负载的共阴极钳位二
极管。每个达林顿对的集电极电流额定值为 500mA。
将达林顿对并联可以提供更高的电流。
2 应用
应用包括继电器驱动器、电锤驱动器、灯驱动器、显示
驱动器(LED 和气体放电)、线路驱动器和逻辑缓冲
器。ULN2803C 器件的每个达林顿对都具有一个
2.7kΩ 的串联基极电阻,可直接与 TTL 或 5V CMOS
器件配合使用。
• 工厂自动化和控制
• 楼宇自动化
• 电器
• IP 网络摄像头
封装信息(1)
• HVAC 阀门和执行器控制
• 继电器、螺线管和灯驱动
• 步进电机驱动
封装尺寸(标称值)
器件型号
封装
ULN2803CDW
12.80mm × 7.50mm
DW(SOIC、20)
(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
录。
本文档旨在为方便起见,提供有关TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问
www.ti.com,其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。
English Data Sheet: SLRS076
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
Table of Contents
8.2 Functional Block Diagram.........................................10
8.3 Feature Description...................................................10
8.4 Device Functional Modes..........................................10
9 Application and Implementation.................................. 11
9.1 Application Information..............................................11
9.2 Typical Application.................................................... 11
9.3 Power Supply Recommendations.............................13
9.4 Layout....................................................................... 13
10 Device and Documentation Support..........................15
10.1 接收文档更新通知................................................... 15
10.2 支持资源..................................................................15
10.3 Trademarks.............................................................15
10.4 Electrostatic Discharge Caution..............................15
10.5 术语表..................................................................... 15
11 Mechanical, Packaging, and Orderable
1 特性................................................................................... 1
2 应用................................................................................... 1
3 说明................................................................................... 1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 4
6.1 绝对最大额定值...........................................................4
6.2 ESD Ratings............................................................... 4
6.3 Recommended Operating Conditions.........................4
6.4 Thermal Information....................................................4
6.5 Electrical Characteristics.............................................5
6.6 Switching Characteristics............................................5
6.7 Typical Characteristics................................................6
7 Parameter Measurement Information............................7
8 Detailed Description......................................................10
8.1 Overview...................................................................10
Information.................................................................... 15
4 Revision History
注:以前版本的页码可能与当前版本的页码不同
DATE
REVISION
NOTES
August 2022
*
Initial release.
Copyright © 2022 Texas Instruments Incorporated
2
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
5 Pin Configuration and Functions
图5-1. DW Package 20-Pin SOIC Top View
表5-1. Pin Functions
PIN
TYPE
DESCRIPTION
NAME
1B
NO.
1
2B
2
3B
3
4B
4
I
Channel 1 through 8 Darlington base input
5B
5
6B
6
7B
7
8B
8
1C
20
19
18
17
16
15
14
13
9
2C
3C
4C
O
Channel 1 through 8 Darlington collector output
5C
6C
7C
8C
GND
COM
Common emitter shared by all channels (typically tied to ground)
—
12
I/O
Common cathode node for flyback diodes (required for inductive loads)
No connect pin
NC
10, 11
—
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
6 Specifications
6.1 绝对最大额定值
在25°C 的自然通风温度下(除非另有说明)(1)
最小值
最大值
单位
VCE
VI
50
V
集电极- 发射极的电压
输入电压(2)
30
V
mA
mA
A
500
500
-2.5
150
150
集电极峰值电流
输出钳位电流
基板端子总电流
结温
I(clamp)
TJ
-65
°C
°C
Tstg
–65
贮存温度
(1) 超出绝对最大额定值运行可能会对器件造成永久损坏。绝对最大额定值并不表示器件在这些条件下或在建议运行条件以外的任何其他条
件下能够正常运行。如果超出建议运行条件但在绝对最大额定值范围内使用,器件可能不会完全正常运行,这可能影响器件的可靠性、
功能和性能并缩短器件寿命。
(2) 除非特别说明,否则所有电压值都以发射极/基板端子GND 为基准。
6.2 ESD Ratings
VALUE
±2000
±500
UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002(2)
V(ESD)
Electrostatic discharge
V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
0
MAX
UNIT
VCE
TA
Collector-emitter voltage
Ambient temperature
50
85
V
°C
–40
6.4 Thermal Information
ULN2803C
THERMAL METRIC(1)
DW (SOIC)
20 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
68.8
34.3
37.5
10.7
°C/W
°C/W
°C/W
RθJC(top)
RθJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
Junction-to-top characterization parameter
ψJT
°C/W
°C/W
°C/W
ψJB
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
37.0
N/A
RθJC(bot)
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2022 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
6.5 Electrical Characteristics
at TA = 25°C free-air temperature (unless otherwise noted)
ULN2803C
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
VCE = 50 V,
see 图7-1
ICEX
Collector cutoff current
II = 0
50
μA
μA
VCE = 50 V,
TA = 70°C
IC = 500 μA,
see 图7-2
II(off)
II(on)
Off-state input current
Input current
50
65
VI = 3.85 V,
0.93
1.35 mA
2.4
See 图7-3
IC = 200 mA
IC = 250 mA
IC = 300 mA
VCE = 2 V,
see 图7-4
VI(on)
On-state input voltage
2.7
3
V
II = 250 μA,
see 图7-5
IC = 100 mA
IC = 200 mA
IC = 350 mA
0.9
1
1.1
1.3
1.6
II = 350 μA,
see 图7-5
VCE(sat)
Collector-emitter saturation voltage
V
II = 500 μA,
see 图7-5
1.3
IR
Clamp diode reverse current
Clamp diode forward voltage
Input capacitance
VR = 50 V,
IF = 350 mA
VI = 0,
50
2
see 图7-6
see 图7-7
f = 1 MHz
μA
V
VF
Ci
1.7
15
25
pF
6.6 Switching Characteristics
TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
130
20
MAX UNIT
tPLH
tPHL
VOH
Propagation delay time, low- to high-level output
Propagation delay time, high- to low-level output
High-level output voltage after switching
VS = 50 V, CL = 15 pF, RL = 163 Ω,
See 图7-8
ns
mV
VS = 50 V, IO = 300 mA, see 图7-9
VS –20
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
6.7 Typical Characteristics
μ
μ
μ
μ
μ
μ
图6-1. Collector-Emitter Saturation Voltage vs
图6-2. Collector-Emitter Saturation Voltage vs
Total Collector Current (Two Darlingtons in
Parallel)
Collector Current (One Darlington)
Copyright © 2022 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
7 Parameter Measurement Information
Open
V
CE
Open V
CE
I
C
I
I
CEX
I(off)
Open
图7-1. ICEX Test Circuit
图7-2. II(off) Test Circuit
Open
Open
I
I
I
C
V
I
V
I
Open
V
CE
图7-3. II(on) Test Circuit
图7-4. VI(on) Test Circuit
Open
V
R
I
I
C
h
I
=
FE
I
R
I
I
I
C
Open
V
CE
图7-6. IR Test Circuit
图7-5. hFE, VCE(sat) Test Circuit
I
F
V
F
Open
图7-7. VF Test Circuit
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
Input
Open
V
S
= 50 V
R = 163 Ω
L
Pulse
Generator
Output
(see Note A)
C = 15 pF
L
(see Note B)
Test Circuit
<5 ns
<10 ns
V
IH
(see Note C)
90%
50%
90%
50%
Input
10%
10%
0
0.5 µs
t
t
PLH
PHL
V
OH
50%
50%
Output
Voltage Waveforms
A. The pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
C. VIH = 3 V.
图7-8. Propagation Delay Times
Copyright © 2022 Texas Instruments Incorporated
8
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
V
S
Input
2 mH
163 Ω
Pulse
Generator
(see Note A)
Output
C = 15 pF
L
(see Note B)
Test Circuit
<5 ns
<10 ns
V
IH
(see Note C)
90%
1.5 V
90%
1.5 V
Input
10%
10%
0
40 µs
V
OH
Output
Voltage Waveforms
A. The pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
C. VIH = 3 V.
图7-9. Latch-Up Test
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
8 Detailed Description
8.1 Overview
This standard device has proven ubiquity and versatility across a wide range of applications. This feature is due
to its integration of eight Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range
capability.
The ULN2803C is comprised of eight high voltage, high current NPN Darlington transistor pairs. All units feature
a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression
diodes for inductive loads. The ULN2803C has a series base resistor to each Darlington pair, thus allowing
operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2803C offers
solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs.
Applications requiring sink currents beyond the capability of a single output can be accommodated by paralleling
the outputs.
8.2 Functional Block Diagram
COM
Output C
2.7 kΩ
Input B
7.2 kΩ
3 kΩ
E
8.3 Feature Description
Each channel of ULN2803C consists of Darlington connected NPN transistors. This connection creates the
effect of a single transistor with a very-high current gain. The very high β allows for high output current drive
with a very-low input current, essentially equating to operation with low GPIO voltages.
The GPIO voltage is converted to base current through the 2.7-kΩ resistor connected between the input and
base of the predriver Darlington NPN.
The diodes connected between the output and COM pin are used to suppress the kickback voltage from an
inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the
coils causes a reverse current to flow into the coil supply through the kickback diode.
In normal operation, the diodes on base and collector pins to emitter are reverse biased. If these diodes are
forward biased, internal parasitic NPN transistors draw (a nearly equal) current from other (nearby) device pins.
8.4 Device Functional Modes
8.4.1 Inductive Load Drive
When the COM pin is tied to the coil supply voltage, ULN2803C can drive inductive loads and suppress the
kickback voltage through the internal free wheeling diodes.
8.4.2 Resistive Load Drive
When driving resistive loads, COM can be left unconnected or connected to the load voltage supply. If multiple
supplies are used, connect to the highest voltage supply.
Copyright © 2022 Texas Instruments Incorporated
10
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
9 Application and Implementation
备注
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
9.1 Application Information
ULN2803C is typically used to drive a high-voltage or current peripherals from an MCU or logic device that
cannot tolerate these conditions. The following design is a common application of ULN2803C, driving inductive
loads. This includes motors, solenoids, and relays. Each load type can be modeled by what is seen in 图9-1.
9.2 Typical Application
图9-1. ULN2803C as Inductive Load Driver
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
9.2.1 Design Requirements
For this design example, use the parameters listed in 表9-1 as the input parameters.
表9-1. Design Parameters
DESIGN PARAMETER
EXAMPLE VALUE
GPIO voltage
3.3 or 5 V
Coil supply voltage
Number of channels
12 to 50 V
8
Output current (RCOIL
)
20 to 300 mA per channel
100%
Duty cycle
9.2.2 Detailed Design Procedure
When using ULN2803C in a coil driving application, determine the following:
• Input voltage range
• Temperature range
• Output and drive current
• Power dissipation
9.2.2.1 Drive Current
The coil current is determined by the coil voltage (VSUP), coil resistance, and output low voltage (VOL or
VCE(SAT)).
ICOIL = (VSUP –VCE(SAT)) / RCOIL
(1)
9.2.2.2 Output Low Voltage
The output low voltage (VOL) is the same thing as VCE(SAT) and can be determined by 图6-1, 图6-2, or Electrical
Characteristics.
9.2.2.3 Power Dissipation and Temperature
The number of coils driven is dependent on the coil current and on-chip power dissipation. To determine the
number of coils possible, use 方程式2 to calculate ULN2803C on-chip power dissipation PD.
N
V
´ILi
P = å
D
OLi
i=1
(2)
where
• N is the number of channels active together.
• VOLi is the OUTi pin voltage for the load current ILi. This is the same as VCE(SAT)
.
To ensure the reliability of ULN2803C and the system, the on-chip power dissipation must be lower that or equal
to the maximum allowable power dissipation (PD) dictated by 方程式3.
T
- TA
(
)
J MAX
(
)
PD(MAX
=
)
qJA
(3)
where
• TJ(MAX) is the target maximum junction temperature.
• TA is the operating ambient temperature.
• θJA is the package junction to ambient thermal resistance.
Copyright © 2022 Texas Instruments Incorporated
12
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
TI recommends to limit the ULN2803C IC die junction temperature to < 125°C. The IC junction temperature is
directly proportional to the on-chip power dissipation.
9.2.3 Application Curves
The following curves are generated with ULN2803C driving an OMRON G5NB relay – Vin = 5.0 V; Vsup= 12 V
and RCOIL= 2.8 kΩ.
13
12
11
10
9
14
12
10
8
8
7
6
6
5
4
4
3
2
2
1
0
-0.004
0
-0.004
0
0.004
0.008
Time (s)
0.012
0.016
0
0.004
0.008
Time (s)
0.012
0.016
D001
D001
图9-2. Output Response with Activation of Coil
图9-3. Output Response with De-activation of Coil
(Turn-On)
(Turn Off)
9.3 Power Supply Recommendations
This devicedoes not need a power supply; however, the COM pin is typically tied to the system power supply.
With this case, make sure that the output voltage does not heavily exceed the COM pin voltage. This action can
heavily forward bias the flyback diodes and cause a large current to flow into COM, potentially damaging the on-
chip metal or overheating the part.
9.4 Layout
9.4.1 Layout Guidelines
Thin traces can be used on the input due to the low current logic that is typically used to drive ULN2803C. Take
care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces
for the output to drive high currents as desired. Wire thickness can be determined by the trace material current
density and desired drive current.
Because all of the channels currents return to a common emitter, size that trace width to be very wide. Some
applications require up to 2.5 A.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
9.4.2 Layout Example
图9-4. ULN2803C Layout Example
Copyright © 2022 Texas Instruments Incorporated
14
Submit Document Feedback
Product Folder Links: ULN2803C
ULN2803C
ZHCSQB7 –AUGUST 2022
www.ti.com.cn
10 Device and Documentation Support
10.1 接收文档更新通知
要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击订阅更新 进行注册,即可每周接收产品信息更
改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。
10.2 支持资源
TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解
答或提出自己的问题可获得所需的快速设计帮助。
链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅
TI 的《使用条款》。
10.3 Trademarks
TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。
10.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
10.5 术语表
TI 术语表
本术语表列出并解释了术语、首字母缩略词和定义。
11 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: ULN2803C
PACKAGE OPTION ADDENDUM
www.ti.com
17-Feb-2023
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
ULN2803CDWR
ACTIVE
SOIC
DW
20
2000 RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
ULN2803C
Samples
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OUTLINE
DW0020A
SOIC - 2.65 mm max height
S
C
A
L
E
1
.
2
0
0
SOIC
C
10.63
9.97
SEATING PLANE
TYP
PIN 1 ID
AREA
0.1 C
A
18X 1.27
20
1
13.0
12.6
NOTE 3
2X
11.43
10
11
0.51
0.31
20X
2.65 MAX
7.6
7.4
B
0.25
C A B
NOTE 4
0.33
0.10
TYP
0.25
SEE DETAIL A
GAGE PLANE
0 - 8
0.3
0.1
1.27
0.40
DETAIL A
TYPICAL
4220724/A 05/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.
www.ti.com
EXAMPLE BOARD LAYOUT
DW0020A
SOIC - 2.65 mm max height
SOIC
20X (2)
SYMM
1
20
20X (0.6)
18X (1.27)
SYMM
(R0.05)
TYP
10
11
(9.3)
LAND PATTERN EXAMPLE
SCALE:6X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
METAL
SOLDER MASK
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4220724/A 05/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DW0020A
SOIC - 2.65 mm max height
SOIC
20X (2)
SYMM
1
20
20X (0.6)
18X (1.27)
SYMM
10
11
(9.3)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X
4220724/A 05/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
重要声明和免责声明
TI“按原样”提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,
不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验
证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务,TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE
邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023,德州仪器 (TI) 公司
相关型号:
ULN2803G-D18-T
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803G-P20-R
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803G-S18-R
Small Signal Bipolar TransistorWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803G-S18-T
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803G-S20-R
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803L
High Voltage High Current Darlington ArraysWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ALLEGRO
ULN2803L-D18-T
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803L-P20-R
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803L-S18-R
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803L-S18-T
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803L-S20-R
EIGHT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
UTC
ULN2803LW
HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYSWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ALLEGRO
©2020 ICPDF网 联系我们和版权申明