4066-S14-T [UTC]
QUAD BILATERAL SWITCH; 四路双向开关
| 型号： | 4066-S14-T |
| 厂家： | 
Unisonic Technologies |
| 描述： | QUAD BILATERAL SWITCH |
| 文件： | 总7页 (文件大小：151K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
UNISONIC TECHNOLOGIES CO., LTD
4066
CMOS IC
QUAD BILATERAL SWITCH
ꢀ
DESCRIPTION
SOP-14
DIP-14
The UTC 4066 is a quad bilateral switch intended for the
transmission or multiplexing of analog or digital signals.
ꢀ
FEATURES
* Wide supply voltage range: 3V ~ 15V.
* High noise immunity : 0.45VDD (typ.)
* Wide range of digital and ± 7.5VPEAK analog switching
* “ON” resistance for 15V operation : 80Ω
* Matched ”ON” resistance : △RON=5Ω (typ.)
over 15V signal input
TSSOP-14
* “ON” resistance flat over peak-to-peak signal range
* High “ON” / “OFF” : 65 dB (typ.)
*Pb-free plating product number: 4066L
output voltage ratio @ fIS=10kHz, RL=10kΩ
* High degree linearity: 0.1% distortion (typ.).
@ fIS=1kHz, VIS=5Vp-p.
* VDD-VSS=10V, RL=10kΩ
* Extremely low ”OFF” : 0.1nA (typ.)
* switch leakage @VDD-VSS=10V, Ta=25℃
* Extremely high control input impedance : 1012Ω (typ.)
* Low crosstalk : -50dB (typ.)
* between switches @ fIS=0.9MHz, RL=1kΩ
* Frequency response, switch ”ON” : 40MHz (typ.)
ꢀ
ORDERING INFORMATION
Ordering Number
Package
Packing
Normal
Lead Free Plating
4066-D14-T
4066-S14-R
4066-S14-T
4066-P14-R
4066-P14-T
4066L-D14-T
4066L-S14-R
4066L-S14-T
4066L-P14-R
4066L-P14-T
DIP-14
SOP-14
Tube
Tape Reel
Tube
SOP-14
TSSOP-14
TSSOP-14
Tape Reel
Tube
4066L-D14-T
(1)Packing Type
(2)Package Type
(3)Lead Plating
(1) R: Tape Reel, T: Tube
(2) D14: DIP-14, S14: SOP-14, P14: TSSOP-14
(3) L: Lead Free Plating, Blank: Pb/Sn
www.unisonic.com.tw
Copyright © 2005 Unisonic Technologies Co., Ltd
1 of 7
QW-R502-009,C
4066
CMOS IC
ꢀ
PIN CONFIGURATION
1
2
3
4
14
13
12
11
VDD
SW A
IN/ OUT
OUT/IN
OUT/IN
IN/OUT
CONTROL A
CONTROL D
IN/ OUT
SW D
SW B
5
6
7
10
9
OUT/IN
CONTROL B
CONTROL C
Vss
OUT/IN
IN /OUT
8
SW C
ꢀ
SCHEMATIC DIAGRAM
IN/ OUT
OUT/ IN
CONTROL
Vss
UNISONIC TECHNOLOGIES CO., LTD
2 of 7
QW-R502-009,C
www.unisonic.com.tw
4066
CMOS IC
ꢀ
ABSOLUTE MAXIMUM RATINGS (VSS=0V, unless otherwise specified)
PARAMETER
SYMBOL
VDD
RATINGS
-0.5 ~ +18
-0.5 ~ Vcc+0.5
700
UNIT
V
Supply Voltage
Input Voltage
VIN
V
DIP-14
SOP-14
mW
mW
mW
°C
Power Dissipation
PD
500
TSSOP-14
500
Junction Temperature
Storage Temperature
TJ
+125
TSTG
-40 ~ +150
°C
Note Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
ꢀ
RECOMMENDED OPERATING CONDITIONS (VSS=0V, unless otherwise specified)
PARAMETER
SYMBOL
VDD
RATINGS
3 ~ 15
UNIT
V
Supply Voltage
Input Voltage
VIN
0 ~ VDD
V
Operating Temperature Range
TOPR
-40 ~ +85
°C
ꢀ
DC ELECTRICAL CHARACTERISTICS (VSS=0V, unless otherwise specified)
-40°C
MIN MAX MIN
+25°C
TYP
0.01
0.01
0.01
+85°C
PARAMETER
SYMBOL
CONDITIONS
VDD=5V
UNITS
MAX MIN
MAX
7.5
15
1.0
2.0
4.0
1.0
2.0
4.0
µA
µA
µA
Quiescent Device
Current
IDD
VDD=10V
DD=15V
V
30
SIGNAL INPUTS AND OUTPUTS
Input or Output
Leakage
IIS
Vc=0
±50
±0.1
±50
±200
nA
Switch “OFF”
RL=10kΩ ~ (VDD-VSS/2)
Vc=VDD, VSS ~ VDD
“ON” Resistance
RON
V
V
V
DD=5V
DD=10V
DD=15V
850
330
210
270
120
80
1050
400
240
1200
520
300
Ω
Ω
Ω
RL=10kΩ ~ (VDD-VSS/2)
Vc=VDD, VIS=VSS ~VDD
△”ON” Resistance
Between Any 2 of 4 △RON
Switches
V
V
DD=10V
DD=15V
10
5
Ω
Ω
CONTROL INPUTS
VIS= VSS and VDD
Vos=VDD and VSS
IIS= ±10µA
Low Level Input
VILC
Voltage
V
V
V
DD=5V
DD=10V
DD=15V
1.5
3.0
4.0
2.25
4.5
6.75
2.75
5.5
1.5
3.0
4.0
1.5
3.0
4.0
V
V
V
V
V
V
VDD=5V
3.5
7.0
11.0
3.5
7.0
11.0
3.5
7.0
11.0
HIGH Level Input
VIHC
VDD=10V (Note 4)
DD=15V
Voltage
V
8.25
VDD-VSS=15V
Input Current
IIN
±0.3
±10-5 ±0.3
±1.0
µA
V
DD≧VIS≧VSS
DD≧Vc≧VSS
V
UNISONIC TECHNOLOGIES CO., LTD
3 of 7
QW-R502-009,C
www.unisonic.com.tw
4066
CMOS IC
ꢀ
AC ELECTRICAL CHARACTERISTICS (AC Parameters are guaranteed by DC correlated testing)
(Ta=25℃, tr=tf=20 ns and Vss=0V unless otherwise)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
VDD=5V
25
55
ns
Propagation Delay Time Signal
Input to Signal Output
Vc=VDD, CL=50pF, (Figure1)
RL=200k
T
PHL, TPLH
VDD=10V
VDD=15V
15
10
35
25
ns
ns
Propagation Delay Time
Control Input to Signal
Output High Impedance to
Logical Level
RL=1.0kΩ, CL=50pF
(Figure 2, Figure3)
VDD=5V
125
60
ns
ns
ns
t
PZH, tPLZ
VDD=10V
VDD=15V
50
Propagation Delay Time
Control Input to Signal
Output Logical Level to
High Impedance
RL=1.0kΩ, CL=50pF, (Figure 2, Figure3)
V
V
V
DD=5V
DD=10V
DD=15V
125
60
50
ns
ns
ns
%
Sine Wave Distortion
Vc=VDD=5V, Vss= -5V
RL=10kΩ, VIS=5VP-P, f=1kHz, (Figure 4)
Vc=VDD=5V, Vss= -5V
RL=1kΩ, VIS=5Vp-p
0.1
40
t
PHZ, tPLZ
Frequency Response -Switch
“ON” (Frequency at-3dB)
MHz
20 Log10 VOS/VOS (1kHz)-dB
(Figure 4)
Feedthrough - Switch “OFF”
(Frequency at –50 dB)
V
DD=5.0V, Vcc=Vss= -5.0V,
1.25
0.9
RL=1kΩ, VIS=5.0VP-P, 20Log10,
VOS/VIS= -50dB, (Figure 4)
Crosstalk Between Any Two
Switches(Frequency at-50dB)
VDD=VC(A)=5.0V; Vss=Vc (B)=5.0V,
MHz
RL=1kΩ, VIS(A)=5.0VP-P, 20Log10,
VOS(B)/VIS (A)= -50dB (Figure 5)
Crosstalk; Control Input to
Signal Output
V
DD=10V, RL=10kΩ, RIN=1.0kΩ
150
mVp-p
Vcc=10V Square Wave, CL=50pF
(Figure 6)
Maximum Control Input
RL=1.0kΩ, CL=50pF, (Figure 7)
Vos (f) =1/2Vos (1.0kHz)
VDD=5.0V
VDD=10V
VDD=15V
6.0
8.0
8.5
8.0
MHz
MHz
MHz
pF
Signal Input Capacitance
Signal Output Capacitance
Feedthrough Capacitance
Control lnput Capacitance
CIS
COS
CIOS
CIN
VDD=10V
VC=0V
8.0
0.5
5.0
pF
pF
pF
7.5
Note 1: These devices should not be connected to circuits with the power ”ON”
Note 2: In all cases, these is approximately 5pF of probe and jig capacitance in the output; however, this capacitance
is included in CL wherever it is specified.
Note 3: VIS is the voltage at the in/out pin and VOS is the voltage at the out/in pin. Vc is the voltage at the control
input.
Note 4: Conditions for VIHC: (a) VIS=VDD, Ios=standard B series IOH. (b) VIS=0V, IOL=standard B series IOL
UNISONIC TECHNOLOGIES CO., LTD
4 of 7
QW-R502-009,C
www.unisonic.com.tw
4066
CMOS IC
ꢀ
SPECIAL CONSIDERATIONS
In applications where separate power sources are used to drive VDD and the signal input, the VDD current capability
should exceed VDD/RL (RL=effective external load of the UTC 4066 bilateral switches).This provision avoids any
permanent current flow or clamp action of the VDD supply when power is applied or removed from UTC 4066.
In certain applications, the external load-resistor current may include both VDD and Signal-line components. To
avoid drawing VDD current when switch current flows into terminals 1,4,8 or 11,the voltage drop across the
bidirectional swith must not exceed 0.6V at Ta ≤ 25℃, or 0.4V at Ta >25℃ (calculated from RON values shown).
NO VDD current will flow through RL if the switch current flows into terminals2, 3, 9 or 10.
ꢀ
AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS
VDD
tf
tf
VC=VDD
VDD
90%
50%
CONTROL
VDD
V
IS
1
4
OF
10%
VIS
VOS
0V
OUT/IN
IN/OUT
tPLN
tPNL
CL
RL
200
VDD
SWITCHES
p
50 F
KΩ
50%
VOS
Vss
0V
FIGURE 1. tPHL, tPLH Propagation Delay Time Signal Input to Signal Output
tPZH
tPHZ
50%
VDD
VDD
VC
VDD
VDD
CONTROL
IN/OUT
50%
tPZH
VDD
1 OF4
0V
0V
V =VDD
VOS
IS
OUT/IN
t
PHZ
VOH
VOH
CL
50pF
RL
1KΩ
SWITCHES
90%
Vss
10%
0V
0V
FIGURE 2. tPZH
t
Propagation Delay Time Control to Signal Output
,
PHZ
tPZL
tPLZ
VDD
VDD
VC
VDD
VDD
50%
50%
RL
VDD
CONTROL
1KΩ
VOS
0V
0V
OF4
1
tPLZ
tPZL
V =0V
IS
OUT/IN
IN/OUT
VDD
VDD
90%
CL
50
SWITCHES
Vss
10%
F
p
VOL
VOL
FIGURE 3. tPZL
t
PLZ
,
Propagation Delay Time Control to Signal Output
5V
VC
2.5V
CONTROL
1OF 4
V
DD
V
IS = 0V
V
VOS
IN/OUT
OUT/IN
IS
-2.5V
SWITCHES
Vss
RL
1/f
-5V
Vc=VDD for distortion and frequency response tests
Vc=Vss for feedthrough test
FIGURE 4.
Sine Wave Distortion
, Frequency Response and Feedthrough
UNISONIC TECHNOLOGIES CO., LTD
5 of 7
QW-R502-009,C
www.unisonic.com.tw
4066
CMOS IC
ꢀ
AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS(Cont.)
5V
VC(1)=VDD
VDD
CONTROL
1OF
4
V
IS(1)
IN/OUT
V
OS (1)
OUT/IN
SWITCHES
2.5V
0V
Vss
RL
kΩ
1
V
IS
-5V
-2.5V
5V
V
C
=Vss
(2)
1/f
CONTROL
VDD
1OF4
V =0V
IS (2)
IN/OUT
V
OS (2)
OUT/IN
SWITCHES
RL
kΩ
Vss
1
-5V
FIGURE 5. Crosstalk Between Any Two Switches
tf=20ns
VDD
tf=20ns
10V
Vc
90%
CONTROL
VDD
OUT/IN
VC
1
4
OF
10%
0V
V
IS
IN/OUT
V
OS
CL
pF
50
SWITCHES
Vss
RIN
kΩ
R
L
1
10
kΩ
VOS
CROSSTALK
FIGURE 6. Crosstalk:
Control Input to Signal Output
tf
V
DD
tf
Vc
VDD
50%90%
50%
CONTROL VDD
1OF4
OUT/IN
SWITCHES
Vss
VC
0V
V =VDD
IS
IN/OUT
VOS
10%
10%
CL
50p
1/f
RL
1kΩ
F
V
OS
V
OS 1kHz
FIGURE 7. Maximum Control Input Frequency
UNISONIC TECHNOLOGIES CO., LTD
6 of 7
QW-R502-009,C
www.unisonic.com.tw
4066
CMOS IC
ꢀ
TYPICAL PERFORMANCE CHARACTERISTICS
Resistance as a Function of emperature for
”
“
ON
“ON”Resistance vs Signal Voltage for Ta=25℃
VDD-VSS=15V
400
350
300
400
350
300
250
250
VDD-VSS=5V
200
150
200
150
Ta=+125
℃
VDD-VSS=10V
100
100
Ta=+25
℃
50
0
50
0
VDD- VSS=15V
Ta=-20
℃
-8
-6
-4 -2
0
2
4
6
8
-8
-6 -4 -2
0
2
4
6
8
(
IS) (V)
V
(V ) (V)
SignalVoltage
SignalVoltage
IS
"ON" Resistance as a Function of Temperature
for
"ON" Resistance as a Function of Temperature for
VDD-VSS=15V
VDD-VSS=10V
400
350
300
250
400
350
Ta=+125℃
300
250
Ta=+25℃
200
150
200
Ta=+125℃
Ta =+25℃
150
100
Ta=-20
℃
100
50
0
50
0
Ta=-20℃
-8
-6 - 4 -2
0
2
4
6
8
-8
-6 -4 -2
0
2
4
6
8
(V ) (V)
(V ) (V)
IS
SignalVoltage
Signal Voltage
IS
UTC assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or
other parameters) listed in products specifications of any and all UTC products described or contained
herein. UTC products are not designed for use in life support appliances, devices or systems where
malfunction of these products can be reasonably expected to result in personal injury. Reproduction in
whole or in part is prohibited without the prior written consent of the copyright owner. The information
presented in this document does not form part of any quotation or contract, is believed to be accurate
and reliable and may be changed without notice.
UNISONIC TECHNOLOGIES CO., LTD
7 of 7
QW-R502-009,C
www.unisonic.com.tw
相关型号：
©2020 ICPDF网 联系我们和版权申明