VM-702-FCE-KAAN [VECTRON]
MEMS based HCSL, LVDS, LVPECL Oscillator; 基于MEMS的HCSL , LVDS , LVPECL振荡器![VM-702-FCE-KAAN](http://pdffile.icpdf.com/pdf1/p00163/img/icpdf/VM-70_910046_icpdf.jpg)
型号: | VM-702-FCE-KAAN |
厂家: | ![]() |
描述: | MEMS based HCSL, LVDS, LVPECL Oscillator |
文件: | 总8页 (文件大小:282K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
VM-702
MEMS based HCSL, LVDS, LVPECL Oscillator
Data Sheet
VM-702
Description
Vectron’s VM-702 Crystal Oscillator is a silicon based MEMS stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt
supply in a hermetically sealed 5x7 plastic package.
Features
Applications
• High Shock MEMS based Oscillator
• 10.00-460.0000MHz Output Frequencies
• Low Power
• Differential Output
• Enable/Disable
• PCI Express
• Ethernet, GbE, Synchronous Ethernet
• Fiber Channel
• Enterprise Servers
• Telecom
• Clock source for A/D’s, D/A’s
• Driving FPGA’s
• Test and Measurement
• PON
• 2.25V to 3.6V Operation
• -20/70°C or -40/85°C Operation
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
• Medical
• COTS
Block Diagram
Complementary
Output
Output
VDD
MEMS
Oscillator
& Temp Comp
PLL
NC
E/D
GND
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page1
Performance Specifications
Table 1. Electrical Performance, HCSL Output
Parameter
Symbol
Min
Typical
Maximum
Units
Supply
Voltage1
VDD
IDD
2.25
3.60
42
V
Current (No Load)
mA
Frequency
Nominal Frequency
Stability2 (Ordering Options)
fN
10
460
MHz
ppm
10, 25, 50
Outputs
Output Logic Levels
Output Logic High
Output Logic Low
VOH
VOL
0.725
V
V
0.1
Output Rise and Fall Time3
Rise Time
Fall Time
tR
tF
400
400
ps
ps
Load
50 ohms to ground
Duty Cycle4
48
52
%
Jitter (200 kHz - 20 MHz ) 156.250MHz5
12kHz-20MHz
Period Jitter6
RMS
фJ
фJ
280
1.7
fs
ps
3.9
28
ps
ps
P/P
Enable/Disable
Output Enabled7
Output Disabled
VIH
VIL
0.75*VDD
V
V
0.25*VDD
Disable Time
tD
5
ns
uA
ms
°C
Enable/Disable Leakage Current
Start-Up Time
IE/D
tSU
TOP
200
5
Operating Temp. (Ordering Option)
Package Size
-10/70 or -40/85
5.0 x 7.0 x 0.9
mm
1. The VM-702 power supply pin should be filtered, e.g., a 0.1 and 0.01uf capacitor.
2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
3. Figure 1 defines the test circuit and Figure 2 defines these parameters.
4. Duty Cycle is defined as the On Time/Period.
5. Measured using an Agilent E5052.
6. Measured using a Wavecrest SIA3300C, 90K samples.
7. Outputs will be Enabled if the Enable/Disable pad is left open.
tR
tF
1
2
3
6
5
4
VAMP*0.8
Cross Point
VAMP*0.2
VAMP
On Time
50 Ω
50 Ω
Period
Figure 2.
Figure 1.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page2
Performance Specifications
Table 2. Electrical Performance, LVPECL Option
Parameter
Symbol
Min
Typical
Maximum
Units
Supply
Voltage1
VDD
IDD
2.25
3.60
32
V
Current (No Load)
mA
Frequency
Nominal Frequency
fN
10
460
MHz
ppm
,3
Stability (Ordering Option)
10, 25, 50
Outputs
Output Logic Levels4
Output Logic High
Output Logic Low
VOH
VOL
VDD-1.08
V
V
V
DD-1.555
52
Output Rise and Fall Time3
tR/tF
ps
Load
Duty Cycle4
50 ohms into VDD-1.3V
48
%
Jitter, 156.250MHz5
200kHz-20MHz
12kHz -20MHz
Period Jitter6
RMS
фJ
фJ
280
1.7
fs
ps
3.9
28
ps
ps
P/P
Enable/Disable
Output Enabled7
Output Disabled
VIH
VIL
0.75*VDD
V
V
0.25*VDD
Disable Time
tD
5
ns
uA
ms
°C
Enable/Disable Leakage Current
Start-Up Time
200
5
tSU
Operating Temp. (Ordering Option)
Package Size
TOP
-10/70 or -40/85
5.0 x 7.0 x 0.9
mm
1. The VM-702 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
3. Figure 3 defines the test circuit and Figure 4 defines these parameters.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a Wavecrest SIA3300C, 90K samples.
7. Outputs will be Enabled if Enable/Disable is left open.
VDD -1.3V
tR
tF
VAMP*0.8
1
2
3
6
5
NC
NC
Cross Point
VAMP*0.2
VAMP
4
On Time
50 ȍ
50 ȍ
-1.3V
Period
Figure 3.
Figure 4.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page3
Performance Specifications
Table 3. Electrical Performance, LVDS Option
Parameter
Symbol
Min
Typical
Maximum
Units
Supply
Voltage1
VDD
IDD
2.25
3.60
60
V
V
Current (No Load)
mA
Frequency
Nominal Frequency
Stability2 (Ordering Option)
fN
10
460
MHz
ppm
10, 25, 50
Outputs
Output Logic Levels3
Output Logic High
Output Logic Low
VOH
VOL
1.43
1.10
1.6
V
V
0.9
Differential Output Amplitude
Differential Output Error
Offset Voltage
250
350
450
50
mV
mV
V
1.125
1.25
1.4
50
Offset Voltage Error
Output Leakage Current
Output Rise and Fall Time3
Load
mV
uA
ps
10
tR/tF
400
100 ohms differential
50
Duty Cycle4
48
52
%
Jitter, 156.250MHz5
200kHz -2 0MHz
12kHz - 20MHz
Period Jitter6
RMS
фJ
фJ
280
1.7
fs
ps
3.9
28
ps
ps
P/P
Enable/Disable
Output Enabled7
Output Disabled
VIH
VIL
0.75*VDD
V
V
0.25*VDD
Disable Time
tD
5
ns
uA
ms
°C
Enable/Disable Leakage Current
Start-Up Time
IE/D
tSU
TOP
200
5
Operating Temp. (Ordering Option)
Package Size
-10/70 or -40/85
5.0 x 7.0 x 0.9
mm
1. The VM-702 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
3. Figure 5 defines these parameters and Figure 4 defines the test circuit.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a Wavecrest SIA3300C, 90K samples.
7. Outputs will be Enabled if Enable/Disable is left open.
Out
Out
50
50
6
5
2
4
0.01 uF
1
3
DC
Figure 5.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page4
Package and Pinout
Table 4. Pinout
Pin #
Symbol
Function
Contact Pads are
1
2
3
4
5
6
E/D or NC
NC
Enable/Disable
No Connection
Gold flash (0.003 um min ) over
Palladium (0.01-0.15um) over
Nickel (0.508-2.032um)
GND
fO
Electrical and Lid Ground
Output Frequency
CfO
Complementary Output Frequency
Supply Voltage
VDD
Power Supply cap
7.0 0.10 ꢀ0.276 0.004ꢁ
2.54 ꢀ1.00ꢁ
1.4 0.10 ꢀ0..055 0.004ꢁ is required
1.1 0.10 ꢀ0.043 0.004ꢁ
Via to Supply
Via to GND
2.8 ꢀ1.10ꢁ
0.85 0.05 ꢀ0.033 0.002ꢁ
Dimensions are in mm
Figure 6. Package Outline Drawing
Figure 7. Pad Layout
HCSL Application Diagrams
15mA
1
2
3
6
1
2
3
6
10-30 Ω
10-30 Ω
5
4
ZL=50 ohms
ZL=50 ohms
5
4
ZL=50 ohms
ZL=50 ohms
50 Ω
50 Ω
50 Ω
50 Ω
Figure 8.
Figure 9.
Single Resistor Termination Scheme
Figure 10.
Standard HCSL Output Configuration
In some cases a 10-30 ohm series resistor is
used to help reduce overshoot.
The VM-702 incorporates a standard High Speed Current Logic, HCSL ,output scheme which is a 15mA current source switched between Out and Comple-
mentary Out. Being un-terminated drains, as shown in Figure 8, they require external 50 ohm resistors to ground as shown in Figure 9. HCSL is a high im-
pedance output with quick switching times, in can be advantageous to use a 10 to 30 ohm series resistor as shown in Figure 10, to help reduce overshoot/
ringing.
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-termi-
nated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page5
LVPECL Application Diagrams
140Ω
140Ω
Figure 11. Single Resistor Termination Scheme
Resistor values are typically 140 ohms for 3.3V operation
and 82.5ohms for 2.5V operation.
Figure 12. Pull-Up Pull Down Termination
Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62
ohms and the resistor to supply is 250 ohms
The VM-702 incorporates a standard LVPECL output scheme, which are un-terminated emitters as shown in Figure 8. There are numerous application
notes on terminating and interfacing LVPECL logic and the two most common methods are a single resistor to ground, Figure 9, and a pull-up/pull-down
scheme as shown in Figure 10. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.
LVDS Application Diagrams
LVDS
Driver
LVDS
Receiver
LVDS
Driver
Receiver
100ȍ
100ȍ
Figure 14. LVDS to LVDS Connection
Figure 13. LVDS to LVDS Connection, Internal 100ohm
External 100ohm and AC blocking caps
Some LVDS structures have an internal 100 ohm resistor on the
input and do not need additional components.
Some input structures may not have an internal 100 ohm
resistor on the input and will need an external 100ohm
resistor for impedance matching. Also, the input may have
an internal DC bias which may not be compatible with
LVDS levels, AC blocking capacitors can be used.
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-termi-
nated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
Environmental and IR Compliance
Table 5. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Condition
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 1010
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-202 Method 215
MSL1
Fine and Groossss LLeeaakk
Resistance to Solvents
Moisturee SSeennssiittiivviittyy LLeevveell
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page6
IR Compliance
Suggested IR Profile
Devices are built using lead free epoxy and can be subjected to
standard lead free IR reflow conditions shown in Table 6. Contact
pads are gold over nickel and lower maximum temperatures can also
be used, such as 220C.
Table 6. Reflow Profile
Parameter
PreHeat Time
Symbol
ts
Value
200 sec Max
3°C/sec Max
150 sec Max
480 sec Max
30 sec Max
60 sec Max
6°C/sec Max
Ramp Up
RUP
Time above 217°C
Time to Peak Temperature
Time att 226600°°CC
tL
tAMB-P
tP
Time at 240°C
tP2
Ramp dowwnn
RDN
Maximum Ratings, Tape & Reel
Absolute Maximum Ratings and Handling Precautions
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other
excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended
periods may adversely affect device reliability.
Although ESD protection circuitry has been designed into the VM-702, proper precautions should be taken when handling and
mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.
ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for
the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.
Table 7. Maximum Ratings
Parameter
Unit
°C
C
Storage Temperature
Junction Temperature
Supply Voltage
-55 to 125
150
-0.5 to 5.0
-0.5 to VDD+0.5
1500
V
Enable Disable Voltage
ESD, Human Body Model
ESD, Charged Device Model
V
V
1500
V
Table 8. Tape and Reel Information
Tape Dimensions (mm)
Reel Dimensions (mm)
W
F
Do
1.5
Po
4
P1
8
A
B
2
C
D
N
W1
16
W2
#/Reel
1000
16
7.5
180
13
21
60
22.4
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page7
Ordering Information
VM-702- F C E - K A A N - xxxMxxxxxx
Frequency in MHz
Product
XO
Other (Future Use)
N: Standard
Package
5x7
Voltage Options
F: +2.25 t0 3.63 Vdc
Enable/Disable Pin
A: Pin 1
Enable/Disable Logic
A: Enable High
Output
H: HCSL
C: LVPECL
D: LVDS
Stability
B: 10ppm (excludes aging)
F: 25ppm
K: 50ppm
Temp Range
J: -20/70°C
E: -40/85°C
*Note: not all combination of options are available.
Other specifications may be available upon request.
Example: VM-702-ECE-KAAN-156M250
For Additional Information, Please Contact
USA:
Europe:
Asia:
Vectron International
267 Lowell Road
Hudson, NH 03051
Tel: 1.888.328.7661
Vectron International
VI Shanghai
Landstrasse, D-74924
Neckarbischofsheim, Germany
Tel: +49 (0) 3328.4784.17
1589 Century Avenue, the 19th Floor
Chamtime International Financial Center
Shanghai, China
Tel: 86.21.6081.2888
Fax: 86.21.6163.3598
Fax: 1.888.329.8328
Fax: +49 (0) 3328.4784.30
Disclaimer
Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application.
No rights under any patent accompany the sale of any such product(s) or information.
Rev: 06/22/2011
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Page8
相关型号:
©2020 ICPDF网 联系我们和版权申明