IRFZ14LPBF [VISHAY]
Power MOSFET; 功率MOSFET型号: | IRFZ14LPBF |
厂家: | VISHAY |
描述: | Power MOSFET |
文件: | 总9页 (文件大小:304K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
Power MOSFET
FEATURES
PRODUCT SUMMARY
VDS (V)
• Halogen-free According to IEC 61249-2-21
Definition
60
• Advanced Process Technology
RDS(on) ()
VGS = 10 V
0.20
• Surface Mount (IRFZ14S, SiHFZ14S)
• Low-Profile Through-Hole (IRFZ14L, SiHFZ14L)
• 175 °C Operating Temperature
• Fast Switching
• Compliant to RoHS Directive 2002/95/EC
Qg (Max.) (nC)
11
3.1
Q
Q
gs (nC)
gd (nC)
5.8
Configuration
Single
DESCRIPTION
Third generation Power MOSFETs from Vishay utilize
advanced processing techniques to achieve extermely low
D
D2PAK (TO-263)
I2PAK (TO-262)
on resistance per silicon area. This benefit, combined with
the fast switching speed and ruggedized device design that
Power MOSFETs are well known for, provides the designer
with an extermely efficient reliabel deviece for use in a wide
variety of applications.
G
G
D
S
The D2PAK is a surface mount power package capable of
accommodating die sizes up to HEX-4. It provides the
D
S
G
highest power capability and lowest possible on-resistance
in any existing surface mount package. The D2PAK is
suitable for high current applications because of its low
internal connection resistance and can dissipate up to 2.0 W
in a typical surface mount application.
S
N-Channel MOSFET
The through-hole version (IRFZ14L, SiHFZ44L) is available
for low profile applications.
ORDERING INFORMATION
Package
Lead (Pb)-free and Halogen-free
D2PAK (TO-263)
SiHFZ14S-GE3
IRFZ14SPbF
D2PAK (TO-263)
SiHFZ14STRL-GE3a
IRFZ14STRLPbFa
SiHFZ14STL-E3a
I2PAK (TO-262)
SiHFZ14L-GE3
IRFZ14LPbF
Lead (Pb)-free
SiHFZ14S-E3
SiHFZ14L-E3
Note
a. See device orientation.
ABSOLUTE MAXIMUM RATINGS (TC = 25 °C, unless otherwise noted)
PARAMETER
Drain-Source Voltage
Gate-Source Voltage
SYMBOL
VDS
LIMIT
60
20
UNIT
V
VGS
T
C = 25 °C
10
7.2
40
Continuous Drain Current
VGS at 10 V
ID
TC = 100 °C
A
Pulsed Drain Currenta
IDM
Linear Derating Factor
Single Pulse Avalanche Energyb
Maximum Power Dissipation
Maximum Power Dissipation (PCB Mount)e
Peak Diode Recovery dV/dtc
Operating Junction and Storage Temperature Range
Soldering Recommendations (Peak Temperature)
0.29
47
43
3.7
4.5
W/°C
mJ
EAS
PD
TC = 25 °C
TA = 25 °C
W
V/ns
°C
dV/dt
TJ, Tstg
- 55 to + 175
300d
for 10 s
Notes
b. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
c. VDD = 25 V, starting TJ = 25 °C, L = 548 μH, Rg = 25 , IAS = 10 A (see fig. 12).
d. ISD 10 A, dI/dt 90 A/μs, VDD VDS, TJ 175 °C.
e. 1.6 mm from case.
f. When mounted on 1" square PCB (FR-4 or G-10 material).
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 90365
S11-1063-Rev. C, 30-May-11
www.vishay.com
1
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
THERMAL RESISTANCE RATINGS
PARAMETER
SYMBOL
TYP.
MAX.
40
UNIT
Maximum Junction-to-Ambient
(PCB Mount)a
RthJA
-
-
°C/W
Maximum Junction-to-Case (Drain)
RthJC
3.5
Note
a. When mounted on 1" square PCB (FR-4 or G-10 material).
SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN.
TYP.
MAX. UNIT
Static
Drain-Source Breakdown Voltage
VDS
VDS/TJ
VGS(th)
IGSS
VGS = 0, ID = 250 μA
Reference to 25 °C, ID = 1 mA
VDS = VGS, ID = 250 μA
60
-
-
-
V
V/°C
V
VDS Temperature Coefficient
0.063
-
Gate-Source Threshold Voltage
Gate-Source Leakage
2.0
-
-
-
-
-
-
-
4.0
100
25
250
0.2
-
VGS
VDS = 60 V, VGS = 0 V
DS = 48 V, VGS = 0 V, TJ = 150 °C
VGS = 10 V
ID = 6.0 Ab
VDS = 25 V, ID = 6.0 Ab
=
20 V
nA
-
Zero Gate Voltage Drain Current
IDSS
μA
V
-
Drain-Source On-State Resistance
Forward Transconductance
Dynamic
RDS(on)
gfs
-
2.4
S
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Ciss
Coss
Crss
Qg
-
-
-
-
-
-
-
-
-
-
300
160
29
-
-
-
VGS = 0 V,
DS = 25 V,
f = 1.0 MHz, see fig. 5
V
pF
nC
-
11
3.1
5.8
-
ID = 10 A, VDS = 48 V,
see fig. 6 and 13b
Qgs
Qgd
td(on)
tr
VGS = 10 V
-
-
10
50
13
19
-
V
DD = 30 V, ID = 10 A,
ns
Rg = 24 , RD = 2.7 , see fig. 10b
Turn-Off Delay Time
Fall Time
td(off)
tf
-
-
Internal Source Inductance
LS
Between lead, and center of die contact
-
7.5
-
nH
Drain-Source Body Diode Characteristics
Continuous Source-Drain Diode Current
D
MOSFET symbol
showing the
integral reverse
p - n junction diode
IS
-
-
-
-
10
40
A
G
Pulsed Diode Forward Currenta
ISM
S
Body Diode Voltage
VSD
trr
TJ = 25 °C, IS = 10 A, VGS = 0 Vb
-
-
-
-
1.6
140
400
V
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge
Forward Turn-On Time
70
ns
μC
TJ = 25 °C, IF = 10 A, dI/dt = 100 A/μsb
Qrr
ton
200
Intrinsic turn-on time is negligible (turn-on is dominated by LS and LD)
Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width 300 μs; duty cycle 2 %.
www.vishay.com
2
Document Number: 90365
S11-1063-Rev. C, 30-May-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
Fig. 1 - Typical Output Characteristics
Fig. 3 - Typical Transfer Characteristics
Fig. 2 - Typical Output Characteristics
Fig. 4 - Normalized On-Resistance vs. Temperature
Document Number: 90365
S11-1063-Rev. C, 30-May-11
www.vishay.com
3
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage
Fig. 7 - Typical Source-Drain Diode Forward Voltage
Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage
Fig. 8 - Maximum Safe Operating Area
www.vishay.com
4
Document Number: 90365
S11-1063-Rev. C, 30-May-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
RD
VDS
VGS
D.U.T.
Rg
+
V
-
DD
10 V
Pulse width ≤ 1 µs
Duty factor ≤ 0.1 %
Fig. 10a - Switching Time Test Circuit
VDS
90 %
10 %
VGS
td(on) tr
td(off) tf
Fig. 9 - Maximum Drain Current vs. Case Temperature
Fig. 10b - Switching Time Waveforms
Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case
Document Number: 90365
S11-1063-Rev. C, 30-May-11
www.vishay.com
5
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
L
VDS
VDS
Vary tp to obtain
required IAS
tp
VDD
Rg
D.U.T.
IAS
+
-
VDD
VDS
10 V
0.01 Ω
tp
IAS
Fig. 12a - Unclamped Inductive Test Circuit
Fig. 12b - Unclamped Inductive Waveforms
Fig. 12c - Maximum Avalanche Energy vs. Drain Current
Current regulator
Same type as D.U.T.
50 kΩ
QG
10 V
12 V
0.2 µF
0.3 µF
QGS
QGD
+
-
VDS
D.U.T.
VG
VGS
3 mA
Charge
IG
ID
Current sampling resistors
Fig. 13a - Basic Gate Charge Waveform
Fig. 13b - Gate Charge Test Circuit
www.vishay.com
6
Document Number: 90365
S11-1063-Rev. C, 30-May-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L
Vishay Siliconix
Peak Diode Recovery dV/dt Test Circuit
+
Circuit layout considerations
• Low stray inductance
• Ground plane
D.U.T.
• Low leakage inductance
current transformer
-
+
-
-
+
Rg
• dV/dt controlled by Rg
• Driver same type as D.U.T.
• ISD controlled by duty factor “D”
• D.U.T. - device under test
+
-
VDD
Driver gate drive
P.W.
P.W.
D =
Period
Period
V
GS = 10 Va
D.U.T. lSD waveform
D.U.T. VDS waveform
Reverse
recovery
current
Body diode forward
current
dI/dt
Diode recovery
dV/dt
VDD
Re-applied
voltage
Body diode forward drop
Inductor current
ISD
Ripple ≤ 5 %
Note
a. VGS = 5 V for logic level devices
Fig. 14 - For N-Channel
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see www.vishay.com/ppg?90365.
Document Number: 90365
S11-1063-Rev. C, 30-May-11
www.vishay.com
7
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Package Information
Vishay Siliconix
TO-263AB (HIGH VOLTAGE)
A
B
(Datum A)
3
4
A
A
E
c2
H
L1
4
Gauge
plane
0° to 8°
4
B
5
Detail A
Seating plane
D
H
L
C
C
A1
L3
L4
Detail “A”
1
2
3
L2
Rotated 90° CW
B
B
scale 8:1
A
2 x b2
2 x b
c
E
M
M
B
0.010
A
M
0.004
B
2 x e
Base
metal
5
D1
4
Plating
(c)
b1, b3
5
c1
(b, b2)
Lead tip
4
E1
Section B - B and C - C
Scale: none
View A - A
MILLIMETERS
INCHES
MILLIMETERS
INCHES
DIM.
A
MIN.
4.06
0.00
0.51
0.51
1.14
1.14
0.38
0.38
1.14
8.38
MAX.
4.83
0.25
0.99
0.89
1.78
1.73
0.74
0.58
1.65
9.65
MIN.
0.160
0.000
0.020
0.020
0.045
0.045
0.015
0.015
0.045
0.330
MAX.
0.190
0.010
0.039
0.035
0.070
0.068
0.029
0.023
0.065
0.380
DIM.
D1
E
MIN.
6.86
MAX.
MIN.
MAX.
-
10.67
-
0.270
0.380
0.245
-
0.420
-
A1
b
9.65
6.22
E1
e
b1
b2
b3
c
2.54 BSC
0.100 BSC
H
14.61
15.88
2.79
1.65
1.78
0.575
0.625
0.110
0.066
0.070
L
1.78
0.070
L1
L2
L3
L4
-
-
-
-
c1
c2
D
0.25 BSC
0.010 BSC
4.78
5.28
0.188
0.208
ECN: S-82110-Rev. A, 15-Sep-08
DWG: 5970
Notes
1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions are shown in millimeters (inches).
3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the
outmost extremes of the plastic body at datum A.
4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
5. Dimension b1 and c1 apply to base metal only.
6. Datum A and B to be determined at datum plane H.
7. Outline conforms to JEDEC outline to TO-263AB.
Document Number: 91364
Revision: 15-Sep-08
www.vishay.com
1
Legal Disclaimer Notice
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular
product with the properties described in the product specification is suitable for use in a particular application. Parameters
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree
to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and
damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay
or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to
obtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 11-Mar-11
www.vishay.com
1
相关型号:
IRFZ15-001
Power Field-Effect Transistor, 8.3A I(D), 60V, 0.3ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET
INFINEON
©2020 ICPDF网 联系我们和版权申明