EDI8L32512C [WEDC]
512Kx32 CMOS High Speed Static RAM; 512Kx32 CMOS高速静态RAM型号: | EDI8L32512C |
厂家: | WHITE ELECTRONIC DESIGNS CORPORATION |
描述: | 512Kx32 CMOS High Speed Static RAM |
文件: | 总8页 (文件大小:110K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
EDI8L32512C
White Electronic Designs
512Kx32 CMOS High Speed Static RAM
FEATURES
DESCRIPTION
ꢀ
ꢀ
ꢀ
ꢀ
DSP Memory Solution
The EDI8L32512C is a high speed, 5V, 16Mb SRAM. The
device is available with access times of 12, 15, 17 and
20ns allowing the creation of a no wait state DSP memory
solution. The high speed, 5v supply voltage and control lines
make the divice ideal for creating floating point DSP memory
solutions.
ꢀ
ꢀ
ꢀ
Motorola DSP96002
Analog SHARC DSP
Texas Instruments TMS320C3x, TMS320C4x
Random Access Memory Array
The device can be configured as a 512K x 32 and used to
create a single chip external data memory solution for TI's
TMS320C30/C31 (Figure 8), TMS320C32 (Figure 9) or
TMS320C4x (Figure 10), Motorola's DSP96002 andAnalog's
SHARC DSP (Figure 11). Alternatively, the device's chip
enables can be used to configure it as a 1M x 16. A 1M x 48
program memory array for Analog's SHARC DSP is created
using three devices (Figure 12). If this memory is too deep,
two 512K x 24s (EDI8L24512C) can be used to create a 512K
x 48 array or two 128K x 48 array.
ꢀ
ꢀ
ꢀ
Fast Access Times: 12*, 15, 17, and 20ns
TTL Compatible I/O
Fully Static, No Clocks
Surface Mount Package
ꢀ
ꢀ
ꢀ
68 Lead PLCC, No. 99 JEDEC M0-47AE
Small Footprint, 0.990 Sq. In.
Multiple Ground Pins for Maximum Noise Immunity
Single +5V ( 5ꢀ% Supply Operation
The device provides a 56% space savings when compared
to four 512K x 8, 36 pin SOJs. In addition the EDI8L32512C
has only a 10pF load on the data lines vs. 32pF for four
plastic SOJs.
* Advanced Information
The device provides a memory upgrade of the EDI8L32256C
(256K x 32) or the EDI8L32128C (128K x 32). For additional
upgrade information see Figure 13.
Note: Solder Reflow Temperature should not exceed 230°C for 10 seconds.
FIG. 1 PIN CONFIGURATIONS AND BLOCK DIAGRAM
BYTE CONTROL
TABLE
PIN NAMES
A0-A18
E0#-E3#
W#
G#
Address Inputs
Chip Enables
Write Enables
Output Enable
Common Data Input/Output
Power (+5V 10ꢀ%
Ground
Chip
Byte
Enable
Control
60 DQ14
E0#
E1#
E2#
E3#
DQ0-7
DQ8-15
DQ16-23
DQ24-31
DQ17 10
59 DQ13
DQ18 11
58 DQ12
57 VSS
DQ19 12
VSS 13
DQ20 14
DQ21 15
DQ22 16
DQ23 17
VCC 18
DQ24 19
DQ25 20
DQ26 21
DQ27 22
VSS 23
DQ28 24
DQ29 25
DQ30 26
DQ0-DQ31
56 DQ11
55 DQ10
54 DQ9
53 DQ8
52 VCC
51 DQ7
50 DQ6
49 DQ5
48 DQ4
47 VSS
VCC
VSS
NC
No Connection
A0-18
G#
19
46 DQ3
45 DQ2
44 DQ1
W#
DQ0-DQ7
512K x 32
Memory
Array
E0#
E1#
E2#
E3#
DQ8-DQ15
DQ16-DQ23
DQ24-DQ31
Note: For memory upgrade information, refer to Pg 8, Fig 13 "EDI MCM-L Upgrade Path"
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
ABSOLUTE MAXIMUM RATINGS*
RECOMMENDED DC OPERATING CONDITIONS
Voltage on any pin relative to VSS
-0.5V to 7.0V
Parameter
Sym
VCC
VSS
VIH
Min
4.75
0
2.2
-0.3
Typ
5.0
0
--
--
Max
5.25
0
VCC+0.5V
0.8
Units
Operating Temperature tA (Ambient%
Commercial
Industrial
Storage Temperature, Plastic
Power Dissipation
Output Current
Supply Voltage
Supply Voltage
Input High Voltage
Input Low Voltage
V
V
V
V
0°C to +70°C
-40°C to +85°C
-55°C to +125°C
5.0 Watts
20 mA
VIL
AC TEST CONDITIONS
Junction Temperature, TJ
175°C
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Levels
Output Load
V
SS to 3.0V
5ns
1.5V
Figure 2
*Stress greater than those listed under "Absolute Maximum Ratings"
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Note: For tEHQZ,tGHQZ and tWLQZ, CL = 5pF%
FIG. 2
FIG. 3
Vcc
Vcc
480Ω
480Ω
Q
Q
30pF
5pF
255Ω
255Ω
DC ELECTRICAL CHARACTERISTICS
Max
12-25
800
Units
Parameter
Sym
Conditions
Min
ns
mA
mA
17/20
720
200
Operating Power Supply Current
Standby (TTL% Power Supply Current
Full Standby Power Supply Current
CMOS
ICC1
W# = VIL, II/O = 0mA, Min Cycle
ICC2 E# ≥ VIH, VIN ≤ VIL or VIN ≥VIH, f = 0MHz
200
E# ≥ VCC-0.2V
ICC3
40
40
mA
VIN ≥ VCC-0.2V or VIN ≤ 0.2V
Input Leakage Current
Output Leakage Current
Output High Voltage
ILI
ILO
VOH
VOL
VIN = 0V to VCC
V I/O = 0V to VCC
IOH = -4.0mA
10
10
µA
µA
V
2.4
Output Low Voltage
IOL = 8.0mA
0.4
V
TRUTH TABLE
CAPACITANCE
(f=1.0MHz, VIN=VCC or VSS%
G# E# W#
Mode
Output Power
Parameter
Address Lines
Data Lines
Sym
CI
CD/Q
Max
30
10
30
8
Unit
pF
pF
pF
pF
X
H
X
Standby
HIGH Z
ICC2
ICC3
H
L
X
L
L
L
H
H
L
Output Deselect
Read
HIGH Z
DOUT
ICC1
ICC1
ICC1
Write & Output Enable Line W#, G#
Chip Enable Line E0#-E3#
Write
DIN
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
AC CHARACTERISTICS READ CYCLE
Symbol
JEDEC
12ns*
15ns
Min Max Min
17ns
Max
20ns
Units
Parameter
Alt.
tRC
tAA
tACS
tCLZ
tCHZ
tOH
tOE
tOLZ
tOHZ
Min
Max
Min
20
Max
Read Cycle Time
Address Access Time
Chip Enable Access
Chip Enable to Output in Low Z (1%
Chip Disable to Output in High Z (1%
Output Hold from Address Change
Output Enable to Output Valid
Output Enable to Output in Low Z (1%
Output Disable to Output in High Z (1%
tAVAV
tAVQV
tELQV
tELQX
tEHQZ
tAVQX
tGLQV
tGLQX
tGHQZ
12
15
17
ns
ns
ns
ns
ns
ns
ns
ns
ns
12
12
15
15
17
17
20
20
3
3
0
3
3
0
3
3
0
3
3
0
6
6
6
7
7
7
9
9
9
9
9
9
*Advanced Information
Note: 1. Parameter guaranteed, but not tested.
FIG. 4
READ CYCLE 1 - W# HIGH, G#, E# LOW
tAVAV
A
ADDRESS 1
tAVQV
ADDRESS 2
tAVQX
Q
DATA 2
DATA 1
FIG. 5
READ CYCLE 2 - W# HIGH
tAVAV
A
tAVQV
E#
tELQV
tEHQZ
tELQX
G#
Q
t
GLQV
GLQX
t
GHQZ
t
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
AC CHARACTERISTICS WRITE CYCLE
Parameter
Symbol
12ns
15ns
17ns
20ns
Units
JEDEC
Alt.
Min Max Min Max Min
Max Min Max
Write Cycle Time
tAVAV
tWC
12
15
17
20
ns
Chip Enable to End of Write
tELWH
tELEH
tAVWL
tAVEL
tAVWH
tAVEH
tWLWH
tELEH
tWHAX
tEHAX
tWHDX
tEHDX
tCW
8
10
11
12
ns
tCW
8
10
11
12
ns
Address Setup Time
Address Valid to End of Write
Write Pulse Width
tAS
tAS
tAW
tAW
tWP
tWP
tWR
tWR
0
0
8
8
8
10
0
0
0
0
10
10
10
12
0
0
0
0
11
11
11
13
0
0
0
0
12
12
12
14
0
0
ns
ns
ns
ns
ns
ns
ns
ns
Write Recovery Time
Data Hold Time
tDH
tDH
0
0
0
0
0
0
0
0
ns
ns
Write to Output in High Z (1%
Data to Write Time
tWLQZ
tDVWH
tDVEH
tWHZ
tDW
tDW
0
6
6
6
0
7
7
7
0
8
8
8
0
9
9
9
ns
ns
ns
Output Active from End of Write (1%
tWHQX
tWLZ
3
3
3
3
ns
*Advanced Information.
Note 1: Parameter guaranteed, but not tested.
FIG. 6
WRITE CYCLE 1 - W# CONTROLLED
tAVAV
A
E#
tELWH
tWHAX
tAVWH
tWLWH
W#
D
tAVWL
tDVWH
tWHDX
DATA VALID
tWHQX
tWLQZ
HIGH Z
Q
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
FIG. 7
WRITE CYCLE 2 - E# CONTROLLED
tAVAV
A
E
tAVEL
tELEH
tAVEH
t
EHAX
EHDX
tWLEH
W#
tDVEH
t
D
Q
DATA VALID
HIGH Z
ORDERING INFORMATION
Commercial (0°C to +70°C%
Industrial (-40°C to +85°C%
Part Number
Speed
(ns)
Package
No.
Part Number
Speed
(ns)
Package
No.
12
15
17
20
99
99
99
99
15
17
20
99
99
99
EDI8L32512C12AC*
EDI8L32512C15AC
EDI8L32512C17AC
EDI8L32512C20AC
EDI8L32512C15AI*
EDI8L32512C17AI
EDI8L32512C20AI
PACKAGE DRAWING
Package No. 99
0.995
Max
0.956
Max
68 Lead PLCC
JEDEC MO-47AE
Package No. 99
68 lead PLCC
Weight = 4.2g
Theta JA = 40°C/W
Theta JC = 15°C/W
0.180
Max
0.995
Max
0.956
Max
0.020
0.015
0.050
BSC
0.040
Max
0.115
Max
0.930
0.890
Coplanarity (lowest lead to highest lead%0.004
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
FIG. 8 INTERFACING THE TEXAS INSTRUMENT TMS320C 30/31 WITH THE
EDI8L32128C (128KX32) OR THE EDI8L32512C (512KX32)
Primary Address Bus
EDI8L32128/512C
A23-0
A18
8L32512C only
}
A17
DQ31
DQ30
DQ29
DQ28
DQ27
A16
A15
A14
A13
A12
A
D
D
R
E
S
S
D
A
T
A
TI TMS320C30/31
B
U
S
DQ4
DQ3
DQ2
DQ1
DQ0
A4
A3
A2
A1
A0
B
U
S
E0#
E1#
E2#
E3#
STRB#
W#
G#
R/W#
Primary Databus
D31-0
INTERFACING THE TEXAS INSTRUMENT TMS320C32 WITH THE
EDI8L32128C (128KX32) OR THE EDI8L32512C (512KX32)
FIG. 9
Primary Address Bus
EDI8L32128/512C
A23-0
A18
8L32512C only
}
A17
DQ31
DQ30
DQ29
DQ28
DQ27
A16
A15
A14
A
D
D
R
E
S
S
D
A
T
A
TI TMS320C32
A6
A5
A4
A3
A2
A1
A0
B
U
S
DQ4
DQ3
DQ2
DQ1
DQ0
B
U
S
PRGW
E0#
E1#
E2#
E3#
STRBX_B0
STRBX_B1
STRBX_B2
STRBX_B3
R/W#
W#
G#
Primary Databus
D31-0
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
FIG. 10 INTERFACING THE TEXAS INSTRUMENT TMS320C4X WITH THE
EDI8L32128C (128KX32) OR THE EDI8L32512C (512KX32)
Global Address Bus
EDI8L32128/512C
A30-0
A18
8L32512C only
}
A17
DQ31
DQ30
DQ29
DQ28
DQ27
A16
A15
A14
A13
A12
A
D
D
R
E
S
S
D
A
T
A
TI TMS320C4X
B
U
S
DQ4
DQ3
DQ2
DQ1
DQ0
A4
A3
A2
A1
A0
B
U
S
E0#
E1#
E2#
E3#
STRB0#
W#
G#
R/W0#
Global Databus
D31-0
INTERFACING THE ANALOG SHARC DSP WITH THE EDI8L32512C
(512KX32)
FIG. 11
Address Bus
EDI8L32512C
A31 - A0
A18
A17
A
D
D
R
E
S
S
DQ31
DQ30
DQ29
DQ28
DQ27
A16
A15
A14
D
A
T
A
Analog Device
ADSP-2106X
A4
A3
A2
A1
A0
B
U
S
B
U
S
DQ4
DQ3
DQ2
DQ1
DQ0
E0#
E1#
E2#
E3#
MS0#
WR#
RD#
W#
G#
Databus
D47 - D0
D47 D46
.
.
D31 D30
.
.
.
.
D5 D4 D3 D2 D1 D0
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
EDI8L32512C
White Electronic Designs
FIG. 12 INTERFACING THE ANALOG SHARC DSP WITHTHE EDI8L32512C
(1MX48)
EDI8L32512C
(Configured as 1Mx16)
A17-A0
E0#
E1#
E2#
E3#
W#
D
A
T
A
DQ31
DQ15
Address Bus
A31-A0
DQ16
DQ15
WORD1
DQ0
B
U
S
MS0#
MS1#
WR#
RD#
DQ0
G#
EDI8L32512C
(Configured as 1Mx16)
D
DQ31
A17-A0
E0#
E1#
E2#
E3#
W#
A
T
A
DQ31
Analog Device
ADSP-2106x
DQ16
DQ15
WORD2
DQ16
B
U
S
DQ0
G#
EDI8L32512C
(Configured as 1Mx16)
D
DQ31
A17-A0
E0#
E1#
E2#
E3#
W#
A
T
A
DQ47
DQ16
DQ15
WORD3
DQ17
Databus
D47-D0
B
U
S
DQ0
G#
EDI MCM-L-UPGRADE PATH
FIG. 13
512K x 32 8L32512C
256K x 32 8L32256C
8L32128C
128K x 32
DQ31
A6
A5
A4
A3
A2
A1
A0
VCC
A13
A12
A11
A10
A09
A08
A07
DQ00
DQ31
A6
A5
A4
A3
A2
A1
A0
VCC
A13
A12
A11
A10
A09
A08
A07
DQ00
DQ14 DQ14 DQ14
DQ13 DQ13 DQ13
DQ12 DQ12 DQ12
DQ31
A6
A5
A4
A3
A2
A1
A0
VCC
A13
A12
A11
A10
A09
A08
A07
DQ00
DQ14
DQ13
DQ12
GND
DQ11
DQ10
DQ09
DQ08
VCC
DQ07
DQ06
DQ05
DQ04
GND
DQ03
DQ02
DQ01
DQ31 10
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
A6
A5
A4
A3
A2
A1
A0
VCC
A13
A12
A11
A10
A09
A08
A07
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
GND GND
GND
DQ11 DQ11 DQ11
DQ10 DQ10 DQ10
DQ09 DQ09 DQ09
DQ08 DQ08 DQ08
VCC
VCC
VCC
DQ07 DQ07 DQ07
DQ06 DQ06 DQ06
DQ05 DQ05 DQ05
DQ04 DQ04 DQ04
GND GND
GND
DQ03 DQ03 DQ03
DQ02 DQ02 DQ02
DQ01 DQ01 DQ01
DQ00 26
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
August 2000
Rev. 7
8
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
相关型号:
©2020 ICPDF网 联系我们和版权申明