WSF128K32-29H2IA [WEDC]
128KX32 SRAM/FLASH MODULE; 128KX32 SRAM /闪存模块
| 型号： | WSF128K32-29H2IA |
| 厂家： | 
WHITE ELECTRONIC DESIGNS CORPORATION |
| 描述： | 128KX32 SRAM/FLASH MODULE |
| 文件： | 总12页 (文件大小：441K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY*
128KX32 SRAM/FLASH MODULE
FEATURES
FLASH MEMORY FEATURES
ꢀ
Access Times of 25ns (SRAM) and 70, 90 and
120ns (FLASH)
ꢀ
10,000 Erase/Program Cycles
ꢀ
Sector Architecture
ꢀ
Packaging:
• 8 equal size sectors of 16K bytes each
• 66-pin, PGA Type, 1.385 inch square HIP,
Hermetic Ceramic HIP (Package 402)
• Any combination of sectors can be concurrently
erased. Also supports full chip erase
ꢀ
ꢀ
ꢀ
128Kx32 SRAM
ꢀ
ꢀ
ꢀ
ꢀ
5 Volt Programming; 5V 10ꢀ Supply
Embedded Erase and Program Algorithms
Hardware Write Protection
128Kx32 5V Flash
Organized as 128Kx32 of SRAM and 128Kx32 of
Flash Memory with common Data Bus
Page Program Operation and Internal Program
Control Time.
ꢀ
ꢀ
Low Power CMOS
Commercial, Industrial and Military Temperature
Ranges
* This product is under development, not fully characterized, and is subject to change
without notice.
ꢀ
ꢀ
TTL Compatible Inputs and Outputs
Note: Programming information available upon request.
Built-in Decoupling Caps and Multiple Ground Pins
for Low Noise Operation
ꢀ
Weight - 13 grams typical
FIGURE 1 – PIN CONFIGURATION FOR WSF128K32-XH2X
Top View
Pin Description
D0-31
A0-16
SWE1-4#
SCS#
OE#
VCC
GND
NC
FWE1-4#
FCS#
Data Inputs/Outputs
Address Inputs
SRAM Write Enable
SRAM Chip Selects
Output Enable
Power Supply
Ground
Not Connected
Flash Write Enable
Flash Chip Select
1
12
23
34
45
56
I/O8
I/O9
I/O10
A14
FWE
2
#
I/O15
I/O24
I/O25
I/O26
A7
V
CC
I/O31
I/O30
I/O29
I/O28
SWE
GND
I/O11
#
I/O14
I/O13
I/O12
OE#
NC
SWE
FWE
#
#
2
4
4
I/O27
A16
A
A
A
V
10
A12
A
A
A
4
5
6
A
1
A
2
A
3
A11
9
SWE1#
A13
A0
15
CC
FWE #
1
Block Diagram
FWE
1
#
SWE
1
#
FWE
2
#
SWE
2
#
FWE
3
#
SWE
3
#
FWE
4
#
4
SWE #
NC
I/O
I/O
I/O
I/O
7
6
5
4
A8
FWE
SWE
3
#
#
I/O23
I/O22
I/O21
I/O20
OE#
A
0-16
SCS#
FCS#
I/O0
I/O1
I/O2
FCS#
SCS#
I/O16
I/O17
I/O18
3
128K x 8 Flash
128K x 8 SRAM
128K x 8 Flash
128K x 8 SRAM
128K x 8 Flash
128K x 8 SRAM
128K x 8 Flash
128K x 8 SRAM
GND
I/O19
I/O
3
11
22
33
44
55
66
I/O0-7
I/O8-15
I/O16-23
I/O24-31
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
ABSOLUTE MAXIMUM RATINGS
SRAM TRUTH TABLE
Parameter
Symbol
TA
TSTG
VG
TJ
VCC
Min
-55
-65
-0.5
Max
+125
+150
7.0
150
7.0
Unit
°C
°C
V
°C
V
SCS#
OE#
X
L
H
X
SWE#
Mode
Standby
Read
Read
Write
Data I/O
High Z
Data Out
High Z
Power
Standby
Active
Active
Active
Operating Temperature
Storage Temperature
Signal Voltage Relative to GND
Junction Temperature
Supply Voltage
H
L
L
L
X
H
H
L
Data In
-0.5
NOTE:
1. FCS# must remain high when SCS# is low.
Parameter
Flash Data Retention
Flash Endurance (write/erase cycles)
10 years
10,000
CAPACITANCE
Ta = +25°C
NOTE:
1. Stresses above the absolute maximum rating may cause permanent damage to the
device. Extended operation at the maximum levels may degrade performance and
affect reliability.
Parameter
Symbol
Conditions
Max Unit
OE# capacitance
F/S WE1-4# capacitance
F/S CS# capacitance
D0-31 capacitance
A0-16 capacitance
COE
CWE
CCS
CI/O
CAD
VIN = 0 V, f = 1.0 MHz 80 pF
VIN = 0 V, f = 1.0 MHz 30 pF
VIN = 0 V, f = 1.0 MHz 50 pF
VIN = 0 V, f = 1.0 MHz 30 pF
VIN = 0 V, f = 1.0 MHz 80 pF
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
VCC
VIH
Min
4.5
2.2
Max
5.5
VCC + 0.3
+0.8
Unit
V
V
This parameter is guaranteed by design but not tested.
Supply Voltage
Input High Voltage
Input Low Voltage
VIL
-0.5
V
DC CHARACTERISTICS
VCC = 5.0V, VSS = 0V, -55°C ≤ TA ≤ +125°C
Parameter
Input Leakage Current
Output Leakage Current
SRAM Operating Supply Current x 32 Mode
Standby Current
SRAM Output Low Voltage
SRAM Output High Voltage
Flash VCC Active Current for Read (1)
Flash VCC Active Current for Program or
Erase (2)
Symbol Conditions
Min
Max
10
10
670
80
0.4
Unit
µA
µA
mA
mA
V
V
mA
mA
ILI
ILO
ICCx32
ISB
VOL
VOH
ICC1
ICC2
VCC = 5.5, VIN = GND to VCC
SCS# = VIH, OE# = VIH, VOUT = GND to VCC
SCS# = VIL, OE# = FCS# = VIH, f = 5MHz, VCC = 5.5
FCS# = SCS# = VIH, OE# = VIH, f = 5MHz, VCC = 5.5
IOL = 8mA, VCC = 4.5
IOH = -4.0mA, VCC = 4.5
2.4
FCS# = VIL, OE# = SCS# = VIH
220
280
FCS# = VIL, OE# = SCS# = VIH
Flash Output Low Voltage
Flash Output High Voltage
Flash Output High Voltage
Flash Low VCC Lock Out Voltage
NOTES:
VOL
VOH1
VOH2
VLKO
IOL = 8.0mA, VCC = 4.5
IOH = -2.5 mA, VCC = 4.5
IOH = -100 µA, VCC = 4.5
0.45
V
V
V
V
0.85 x VCC
VCC -0.4
3.2
1. The ICC current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz).
The frequency component typically is less than 2 mA/MHz, with OE# at VIH
CC active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions: VIL = 0.3V, VIH = VCC - 0.3V
.
2.
I
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
SRAM AC CHARACTERISTICS
SRAM AC CHARACTERISTICS
VCC = 5.0V, -55°C ≤ TA ≤ +125°C
VCC = 5.0V, -55°C ≤ TA ≤ +125°C
Parameter
Read Cycle
Symbol
-25
Units
Parameter
Write Cycle
Symbol
Min
-25
Units
Min
Max
Max
Read Cycle Time
Address Access Time
tRC
tAA
25
ns
ns
ns
ns
ns
ns
ns
ns
ns
Write Cycle Time
tWC
tCW
tAW
tDW
tWP
tAS
25
20
20
15
20
3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
25
Chip Select to End of Write
Address Valid to End of Write
Data Valid to End of Write
Write Pulse Width
Address Setup Time
Address Hold Time
Output Active from End of Write
Write Enable to Output in High Z
Data Hold from Write Time
Output Hold from Address Change
Chip Select Access Time
Output Enable to Output Valid
Chip Select to Output in Low Z
Output Enable to Output in Low Z
Chip Disable to Output in High Z
Output Disable to Output in High Z
tOH
tACS
tOE
0
25
15
1
tCLZ
3
0
1
tOLZ
tCHZ
tOHZ
tAH
0
3
1
1
12
12
tOW
tWHZ
tDH
1
1
15
0
1. This parameter is guaranteed by design but not tested.
1. This parameter is guaranteed by design but not tested.
FIGURE 2 – AC TEST CIRCUIT
AC Test Conditions
Parameter
Input Pulse Levels
Input Rise and Fall
Input and Output Reference Level
Output Timing Reference Level
Typ
Unit
IOL
VIL = 0, VIH = 3.0
V
ns
V
Current Source
5
1.5
1.5
V
D.U.T.
VZ ≈ 1.5V
(Bipolar Supply)
Notes:
Ceff = 50 pf
V
Z is programmable from -2V to +7V.
OL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75 Ω.
Z is typically the midpoint of VOH and VOL
OL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
I
V
I
.
IOH
Current Source
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 3 – SRAM TIMING WAVEFORM - READ CYCLE
tRC
ADDRESS
SCS#
tAA
tRC
tAA
ADDRESS
DATA I/O
tCHZ
tACS
tCLZ
SOE#
tOH
tOE
tOLZ
tOHZ
PREVIOUS DATA VALID
DATA VALID
DATA I/O
DATA VALID
HIGH IMPEDANCE
READ CYCLE 1, (SCS# = OE# = VIL, SWE# = FCS# = VIH
)
READ CYCLE 2, (SWE# = FCS# = VIH)
FIGURE 4 – SRAM WRITE CYCLE - SWE# CONTROLLED
tWC
ADDRESS
tAW
tAH
tCW
SCS#
tAS
tWP
SWE#
tOW
tWHZ
tDW
tDH
DATA I/O
DATA VALID
WRITE CYCLE 1, SWE# CONTROLLED (FCS# = VIH
)
FIGURE 5 – SRAM WRITE CYCLE - SCS# CONTROLLED
tWC
ADDRESS
tAW
tAH
tAS
tCW
SCS#
tWP
SWE#
tDW
tDH
DATA I/O
DATA VALID
WRITE CYCLE 2, SCS# CONTROLLED (FCS# = VIH
)
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, FWE# CONTROLLED
VCC = 5.0V, -55°C ≤ TA ≤ +125°C
Parameter
Symbol
-70
-90
-120
Unit
Min
70
0
45
0
45
0
45
0
20
14
2.2
0
Max
Min
90
0
45
0
45
0
45
0
20
14
2.2
0
Max
Min
120
0
50
0
50
0
50
0
20
14
2.2
0
Max
Write Cycle Time
tAVAV
tELWL
tWLWH
tAVWL
tDVWH
tWHDX
tWLAX
tWHEH
tWHWL
tWC
tCS
tWP
tAS
tDS
tDH
tAH
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
sec
µs
µs
sec
ns
ns
Chip Select Setup Time
Write Enable Pulse Width
Address Setup Time
Data Setup Time
Data Hold Time
Address Hold Time
Chip Select Hold Time
Write Enable Pulse Width High
Duration of Byte Programming Operation (min)
Chip and Sector Erase Time
Read Recovery Time Before Write
tCH
tWPH
tWHWH1
tWHWH2
tGHWL
60
60
60
VCC Set-up Time
tVCS
50
50
50
Chip Programming Time
Output Enable Setup Time
Output Enable Hold Time (1)
12.5
12.5
12.5
tOES
tOEH
0
10
0
10
0
10
1. For Toggle and Data# Polling.
FLASH AC CHARACTERISTICS – READ ONLY OPERATIONS
VCC = 5.0V, -55°C ≤ TA ≤ +125°C
Parameter
Symbol
-70
-90
-120
Unit
Min
Max
Min
Max
Min
Max
Read Cycle Time
tAVAV
tAVQV
tELQV
tGLQV
tEHQZ
tGHQZ
tAXQX
tRC
tACC
tCE
tOE
tDF
70
90
120
ns
ns
ns
ns
ns
ns
ns
Address Access Time
70
70
35
20
20
90
90
40
25
25
120
120
50
Chip Select Access Time
OE# to Output Valid
Chip Select to Output High Z (1)
OE# High to Output High Z (1)
30
tDF
30
Output Hold from Address, FCS# or OE# Change,
whichever is first
tOH
0
0
0
1. Guaranteed by design, not tested.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, FCS# CONTROLLED
VCC = 5.0V, -55°C ≤ TA ≤ +125°C
Parameter
Symbol
-70
-90
-120
Unit
Min
70
0
Max
Min
90
0
Max
Min
120
0
Max
Write Cycle Time
tAVAV
tWLEL
tELEH
tAVEL
tDVEH
tEHDX
tELAX
tWC
tWS
tCP
ns
ns
FWE# Setup Time
FCS# Pulse Width
35
0
45
0
50
0
ns
Address Setup Time
tAS
ns
Data Setup Time
tDS
30
0
45
0
50
0
ns
Data Hold Time
tDH
tAH
tWH
tCPH
ns
Address Hold Time
45
0
45
0
50
0
ns
FWE# Hold from FWE# High
FCS# Pulse Width High
Duration of Programming Operation
Duration of Erase Operation
Read Recovery before Write
Chip Programming Time
tEHWH
tEHEL
ns
20
14
2.2
0
20
14
2.2
0
20
14
2.2
0
ns
tWHWH1
tWHWH2
tGHEL
µs
sec
ns
60
60
60
12.5
12.5
12.5
sec
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 6 – AC WAVEFORMS FOR FLASH MEMORY READ OPERATIONS
tRC
Addresses
Addresses Stable
tACC
FCS#
OE#
tDF
tOE
FWE#
tCE
tOH
High Z
High Z
Outputs
Output Valid
NOTE: SCS# = VIH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 7 – WRITE/ERASE/PROGRAM OPERATION, FLASH MEMORY FWE# CONTROLLED
Data# Polling
Addresses
FCS#
5555H
tWC
PA
PA
tAH
tRC
tAS
tGHWL
OE#
tWP
tWHWH1
FWE#
tWPH
tDH
tCS
tDF
tOH
tOE
A0H
PD
DOUT
D7#
Data
tDS
5.0 V
tCE
NOTES:
1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.
6. SCS# = VIH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
8
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 8 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS FOR FLASH MEMORY
tAH
tAS
Addresses
FCS#
5555H
2AAAH
5555H
5555H
2AAAH
SA
tGHWL
OE#
tWP
FWE#
tWPH
tCS
tDH
Data
VCC
AAH
55H
80H
AAH
55H
10H/30H
tDS
tVCS
Notes:
1. SA is the sector address for Sector Erase.
2. SCS# = VIH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
9
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 9 – AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM
OPERATIONS FOR FLASH MEMORY
tCH
FCS#
tDF
tOE
OE#
tOEH
FWE#
tCE
tOH
High Z
D7 =
Valid Data
D7#
D7
tWHWH 1 or 2
D0-D7
D0-D6 = Invalid
D7
D0-D6
D7
Valid Data
tOE
High Z
D7
Valid Data
tWHWH 1 or 2
Note: SCS# = VIH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
10
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
FIGURE 10 – WRITE/ERASE/PROGRAM OPERATION FOR FLASH MEMORY, CS# CONTROLLED
Data# Polling
Addresses
FWE#
5555H
PA
PA
tWC
tAH
tAS
tGHEL
OE#
tCP
tWHWH1
FCS#
tCPH
tWS
tDH
D7#
A0H
PD
DOUT
Data
tDS
5.0 V
NOTES:
1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.
6. SCS# = VIH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
11
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WSF128K32-XH2X
White Electronic Designs
PRELIMINARY
PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)
35.2 (1.385) 0.38 (0.015) Sꢁ
PIN 1 IDENTIFIER
SꢁUARE PAD
ON BOTTOM
25.4 (1.0) TYP
5.7 (0.223)
MAX
3.81 (0.150)
0.1 (0.005)
1.27 (0.050) 0.1 (0.005)
0.76 (0.030) 0.1 (0.005)
2.54 (0.100)
1.27 (0.050) TYP DIA
15.24 (0.600) TYP
25.4 (1.0) TYP
TYP
0.46 (0.018) 0.05 (0.002) DIA
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES
ORDERING INFORMATION
W S F 128K32 - XX H2 X X
LEAD FINISH:
Blank = Gold plated leads
A = Solder dip leads
DEVICE GRADE:
M = Military Screened
I = Industrial
-55°C to +125°C
-40°C to +85°C
0°C to +70°C
C = Commercial
PACKAGE TYPE:
H2 = Ceramic Hex In-line Package, HIP (Package 402)
ACCESS TIME (ns)
22 = 25ns SRAM and 120ns FLASH
29 = 25ns SRAM and 90ns FLASH
27 = 25ns SRAM and 70ns FLASH
ORGANIZATION, 128K x 32
Flash PROM
SRAM
WHITE ELECTRONIC DESIGNS CORP.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
October 2004
Rev. 4
12
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
相关型号：
©2020 ICPDF网 联系我们和版权申明