W25Q40CL [WINBOND]
SERIAL FLASH MEMORY WITH 4KB SECTORS, DUAL AND QUAD SPI;
| 型号： | W25Q40CL |
| 厂家： | 
WINBOND |
| 描述： | SERIAL FLASH MEMORY WITH 4KB SECTORS, DUAL AND QUAD SPI |
| 文件： | 总65页 (文件大小：3106K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
W25Q40CL
2.5/3/3.3V
4 M-BIT
SERIAL FLASH MEMORY WITH
4KB SECTORS, DUAL AND QUAD SPI
Publication Release Date: July 28, 2017
Revision E
- 1 -
W25Q40CL
Table of Contents
1.
2.
3.
4.
5.
GENERAL DESCRIPTION ......................................................................................................... 5
FEATURES ................................................................................................................................. 5
PIN CONFIGURATION SOIC 150-MIL, VSOP 150-MIL, TSSOP 173-MIL................................ 6
PAD CONFIGURATION USON 2X3-MM ................................................................................... 6
PIN DESCRIPTION SOIC 150-MIL ............................................................................................ 6
5.1
5.2
5.3
5.4
5.5
5.6
Package Types ............................................................................................................... 7
Chip Select (/CS) ............................................................................................................ 7
Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)............................... 7
Write Protect (/WP)......................................................................................................... 7
HOLD (/HOLD)................................................................................................................ 7
Serial Clock (CLK) .......................................................................................................... 7
6.
7.
BLOCK DIAGRAM ...................................................................................................................... 8
FUNCTIONAL DESCRIPTION.................................................................................................... 9
7.1
SPI OPERATIONS ......................................................................................................... 9
7.1.1 Standard SPI Instructions.................................................................................................9
7.1.2 Dual SPI Instructions........................................................................................................9
7.1.3 Quad SPI Instructions.......................................................................................................9
7.1.4 Hold Function ...................................................................................................................9
WRITE PROTECTION.................................................................................................. 10
7.2.1 Write Protect Features....................................................................................................10
7.2
8.
CONTROL AND STATUS REGISTERS................................................................................... 11
8.1
STATUS REGISTER .................................................................................................... 11
8.1.1 BUSY..............................................................................................................................11
8.1.2 Write Enable Latch (WEL)..............................................................................................11
8.1.3 Block Protect Bits (BP2, BP1, BP0)................................................................................11
8.1.4 Top/Bottom Block Protect (TB).......................................................................................11
8.1.5 Sector/Block Protect (SEC) ............................................................................................11
8.1.6 Complement Protect (CMP) ...........................................................................................11
8.1.7 Status Register Protect (SRP1, SRP0)...........................................................................12
8.1.8 Erase/Program Suspend Status (SUS) ..........................................................................12
8.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0)..........................................................12
8.1.10 Quad Enable (QE)........................................................................................................13
8.1.11 Status Register Memory Protection (CMP = 0).............................................................14
8.1.12 Status Register Memory Protection (CMP = 1).............................................................15
9.
INSTRUCTIONS ....................................................................................................................... 16
9.1.1 Manufacturer and Device Identification ..........................................................................16
9.1.2 Instruction Set Table 1 (Erase, Program Instructions)....................................................17
9.1.3 Instruction Set Table 2 (Read Instructions) ....................................................................18
9.1.4 Instruction Set Table 3 (ID, Security Instructions) ..........................................................19
9.1.5 Write Enable (06h)..........................................................................................................20
9.1.6 Write Enable for Volatile Status Register (50h) ..............................................................20
9.1.7 Write Disable (04h).........................................................................................................21
9.1.8 Read Status Register-1 (05h) and Read Status Register-2 (35h) ..................................21
Publication Release Date: July 28, 2017
- 2 -
Revision E
W25Q40CL
9.1.9 Write Status Register (01h) ............................................................................................22
9.1.10 Read Data (03h)...........................................................................................................23
9.1.11 Fast Read (0Bh) ...........................................................................................................24
9.1.12 Fast Read Dual Output (3Bh).......................................................................................25
9.1.13 Fast Read Quad Output (6Bh)......................................................................................26
9.1.14 Fast Read Dual I/O (BBh).............................................................................................27
9.1.15 Fast Read Quad I/O (EBh) ...........................................................................................29
9.1.16 Set Burst with Wrap (77h) ............................................................................................31
9.1.17 Continuous Read Mode Bits (M7-0) .............................................................................32
9.1.18 Continuous Read Mode Reset (FFh or FFFFh)............................................................32
9.1.19 Page Program (02h).....................................................................................................33
9.1.20 Quad Input Page Program (32h) ..................................................................................34
9.1.21 Sector Erase (20h) .......................................................................................................35
9.1.22 32KB Block Erase (52h) ...............................................................................................36
9.1.23 64KB Block Erase (D8h)...............................................................................................37
9.1.24 Chip Erase (C7h / 60h).................................................................................................38
9.1.25 Erase / Program Suspend (75h)...................................................................................39
9.1.26 Erase / Program Resume (7Ah) ...................................................................................40
9.1.27 Power-down (B9h)........................................................................................................41
9.1.28 Release Power-down / Device ID (ABh).......................................................................42
9.1.29 Read Manufacturer / Device ID (90h)...........................................................................44
9.1.30 Read Manufacturer / Device ID Dual I/O (92h).............................................................45
9.1.31 Read Manufacturer / Device ID Quad I/O (94h) ...........................................................46
9.1.32 Read Unique ID Number (4Bh) ....................................................................................47
9.1.33 Read JEDEC ID (9Fh)..................................................................................................48
9.1.34 Read SFDP Register (5Ah) ..........................................................................................49
9.1.35 Erase Security Registers (44h).....................................................................................50
9.1.36 Program Security Registers (42h) ................................................................................51
9.1.37 Read Security Registers (48h) .....................................................................................52
ELECTRICAL CHARACTERISTICS......................................................................................... 53
10.1 Absolute Maximum Ratings ........................................................................................ 53
10.2 Operating Ranges......................................................................................................... 53
10.3 Power-up Timing and Write Inhibit Threshold .............................................................. 54
10.4 DC Electrical Characteristics ........................................................................................ 55
10.5 AC Measurement Conditions........................................................................................ 56
10.6 AC Electrical Characteristics ........................................................................................ 57
AC Electrical Characteristics (cont’d)........................................................................................ 58
10.7 Serial Output Timing..................................................................................................... 59
10.8 Serial Input Timing........................................................................................................ 59
10.9 Hold Timing................................................................................................................... 59
10.10 WP Timing................................................................................................................... 59
PACKAGE SPECIFICATION .................................................................................................... 60
11.1 8-Pin SOIC8 150-mil (Package Code SN).................................................................... 60
11.2 8-Pin SOIC 208-mil (Package Code SS)...................................................................... 61
11.3 8-Pad USON 2x3-mm (Package Code UX).................................................................. 62
10.
11.
Publication Release Date: July 28, 2017
- 3 -
Revision E
W25Q40CL
11.4 Ordering Information..................................................................................................... 63
11.5 Valid Part Numbers and Top Side Marking .................................................................. 64
REVISION HISTORY................................................................................................................ 65
12.
Publication Release Date: July 28, 2017
- 4 -
Revision E
W25Q40CL
1. GENERAL DESCRIPTION
The W25Q40CL (4M-bit) Serial Flash memories provide a storage solution for systems with limited
space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial
Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad
SPI (XIP) and storing voice, text and data. The device operates on a single 2.3V to 3.6V power supply
with current consumption as low as 1mA active and 1µA for power-down. All devices are offered in
space-saving packages.
The W25Q40CL arrays are organized into 2048 programmable pages of 256-bytes each. Up to 256
bytes can be programmed at a time. The W25Q40CL have 128 erasable sectors, 16 erasable 32KB
blocks and 8 erasable 64KB blocks respectively. The small 4KB sectors allow for greater flexibility in
applications that require data and parameter storage. (See figure 2.)
The W25Q40CL support the standard Serial Peripheral Interface (SPI), and a high performance
Dual/Quad output as well as Dual/Quad I/O SPI: Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1
(DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing
equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O
when using the Fast Read Dual/Quad I/O instructions. These transfer rates can outperform standard
Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient
memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true
XIP (execute in place) operation.
A Hold pin, Write Protect pin and programmable write protect, with top, bottom or complement array
control, provide further control flexibility. Additionally, the device supports JEDEC standard
manufacturer and device identification with a 64-bit Unique Serial Number.
2. FEATURES
Family of SpiFlash Memories
– W25Q40CL: 4M-bit/512K-byte (524,288)
– 256-byte per programmable page
– Uniform 4KB Sectors, 32KB & 64KB Blocks
Software and Hardware Write Protection
– Write-Protect all or portion of memory
– Enable/Disable protection with /WP pin
– Top or bottom array protection
SPI with Single / Dual Outputs / I/O
– Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
– Dual SPI: CLK, /CS, IO0, IO1, /WP, /Hold
– Quad SPI: CLK, /CS, IO0, IO1, IO2, IO3
Flexible Architecture with 4KB sectors
– Uniform Sector/Block Erase (4/32/64-kbytes)
– Program one to 256 bytes < 1ms
– Erase/Program Suspend & Resume
– More than 100,000 erase/write cycles
– More than 20-year data retention
Data Transfer up to 416M-bits / second
– Clock operation to 104MHz.
– 208/416MHz equivalent Dual/Quad SPI
– Auto-increment Read capability.
Low Power, Wide Temperature Range
– Single 2.3 to 3.6V supply
– 1mA active current, <1µA Power-down(typ.)
– -40°C to +85°C operating range
Efficient “Continuous Read Mode”
– Low Instruction overhead
– Continuous Read
– As few as 16 clocks to address memory
– Allows true XIP operation
Space Efficient Packaging
– 8-pin SOIC 150/208-mil
– 8-pad USON 2x3mm
Publication Release Date: July 28, 2017
- 5 -
Revision E
W25Q40CL
3. PIN CONFIGURATION SOIC 150-MIL, VSOP 150-MIL, TSSOP 173-MIL
Figure 1a. W25Q40CL Pin Assignments, 8-pin SOIC 150-mil, SOP 208-mil (Package Code SN and SS)
4. PAD CONFIGURATION USON 2X3-MM
Figure 1b. W25Q40CL Pad Assignments USON 2x3-MM (Package Code UX)
5. PIN DESCRIPTION SOIC 150-MIL
PIN NO.
PIN NAME
/CS
I/O
I
FUNCTION
1
2
3
4
5
6
7
8
Chip Select Input
DO (IO1)
/WP (IO2)
GND
I/O
I/O
Data Output (Data Input Output 1)(1) (2)
Write Protect Input ( Data Input Output 2) (2)
Ground
DI (IO0)
CLK
I/O
I
Data Input (Data Input Output 0) (1) (2)
Serial Clock Input
/HOLD (IO3)
VCC
I/O
Hold Input (Data Input Output 3) (2)
Power Supply
Note:
1 IO0 and IO1 are used for Standard SPI and Dual I/O instructions
2 IO0 – IO3 are used for Quad I/O instructions
Publication Release Date: July 28, 2017
Revision E
- 6 -
W25Q40CL
5.1 Package Types
W25Q40CL are offered in an 8-pin plastic 150-mil, 208-mil width SOIC (package code SN and SS) and
2x3-mm USON (package code UX). Refer to see figures 1a and 1b, respectively.
5.2 Chip Select (/CS)
The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is
deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When
deselected, the devices power consumption will be at standby levels unless an internal erase, program
or write status register cycle is in progress. When /CS is brought low the device will be selected, power
consumption will increase to active levels and instructions can be written to and data read from the
device. After power-up, /CS must transition from high to low before a new instruction will be accepted.
The /CS input must track the VCC supply level at power-up (see “Power-up Timing and Write inhibit
threshold” and figure 35). If needed, a pull-up resister on /CS can be used to accomplish this.
5.3 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)
The W25Q40CL support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions
use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the
rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to
read data or status from the device on the falling edge of CLK.
Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or
data to the device on the rising edge of CLK and read data or status from the device on the falling edge
of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register 2 to be
set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.
5.4 Write Protect (/WP)
The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in
conjunction with the Status Register’s Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status
Register Protect (SRP0) bits, a portion as small as 4KB sector or the entire memory array can be
hardware protected. The /WP pin is active low. When the QE bit of Status Register-2 is set for Quad
I/O, the /WP pin function is not available since this pin is used for IO2.
5.5 HOLD (/HOLD)
The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low,
while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored
(don’t care). When /HOLD is brought high, device operation can resume. The /HOLD function can be
useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the
QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is
used for IO3. See figure 1a and 1b for the pin configuration of Quad I/O operation.
5.6 Serial Clock (CLK)
The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations.
Publication Release Date: July 28, 2017
- 7 -
Revision E
W25Q40CL
6. BLOCK DIAGRAM
SFDP Register
Security Register 1-3
000000h
0000FFh
003000h
002000h
001000h
0030FFh
0020FFh
0010FFh
Block Segmentation
•
W25Q40CL
Write Control
Logic
/WP
Status
Register
High Voltage
Generators
/HOLD
CLK
Page Address
Latch / Counter
Beginning
Page Address
Ending
Page Address
SPI
Command &
Control Logic
/CS
Byte Page Buffer
Data
DIO (IO0)
DO (IO1)
Byte Address
Latch / Counter
Figure 2. W25Q40CL Serial Flash Memory Block Diagram
Publication Release Date: July 28, 2017
Revision E
- 8 -
W25Q40CL
7. FUNCTIONAL DESCRIPTION
7.1 SPI OPERATIONS
7.1.1 Standard SPI Instructions
The W25Q40CL are accessed through an SPI compatible bus consisting of four signals: Serial Clock
(CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions
use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of
CLK. The DO output pin is used to read data or status from the device on the falling edge CLK.
SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0
and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and
data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low on the falling
and rising edges of /CS. For Mode 3 the CLK signal is normally high on the falling and rising edges of
/CS.
7.1.2 Dual SPI Instructions
The W25Q40CL support Dual SPI operation when using the “Fast Read Dual Output (3Bh)” and “Fast
Read Dual I/O (BBh)” instructions. These instructions allow data to be transferred to or from the device
at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal
for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-
critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins
become bidirectional I/O pins: IO0 and IO1.
7.1.3 Quad SPI Instructions
The W25Q40CL support Quad SPI operation when using the “Fast Read Quad Output (6Bh)”, “Fast
Read Quad I/O (EBh)” instructions. These instructions allow data to be transferred to or from the device
six to eight times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant
improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or
execution directly from the SPI bus (XIP). When using Quad SPI instructions the DI and DO pins become
bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. Quad SPI
instructions require the non-volatile Quad Enable bit (QE) in Status Register 2 to be set.
7.1.4 Hold Function
For Standard SPI and Dual SPI operations, the /HOLD signal allows the W25Q40CL operation to be
paused while it is actively selected (when /CS is low). The /HOLD function may be useful in cases where
the SPI data and clock signals are shared with other devices. For example, consider if the page buffer
was only partially written when a priority interrupt requires use of the SPI bus. In this case the /HOLD
function can save the state of the instruction and the data in the buffer so programming can resume
where it left off once the bus is available again. The /HOLD function is only available for standard SPI
and Dual SPI operation, not during Quad SPI.
Publication Release Date: July 28, 2017
- 9 -
Revision E
W25Q40CL
To initiate a /HOLD condition, the device must be selected with /CS low. A /HOLD condition will activate
on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the
/HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on
the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the
/HOLD condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial
Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored.
The Chip Select (/CS) signal should be kept active low for the full duration of the /HOLD operation to
avoid resetting the internal logic state of the device.
7.2 WRITE PROTECTION
Applications that use non-volatile memory must take into consideration the possibility of noise and other
adverse system conditions that may compromise data integrity. To address this concern, the
W25Q40CL provide several means to protect the data from inadvertent writes.
7.2.1 Write Protect Features
Device resets when VCC is below threshold
Time delay write disable after Power-up
Write enable/disable instructions
Automatic write disable after erase or program
Software and Hardware (/WP pin) write protection using Status Register
Write Protection using Power-down instruction
Lock Down write protection until next power-up
*
One Time Program (OTP) write protection
* Note: This feature is available upon special order. Please contact Winbond for details.
Upon power-up or at power-down, the W25Q40CL will maintain a reset condition while VCC is below
the threshold value of VWI, (See Power-up Timing and Voltage Levels and Figure 35). While reset, all
operations are disabled and no instructions are recognized. During power-up and after the VCC voltage
exceeds VWI, all program and erase related instructions are further disabled for a time delay of tPUW.
This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write
Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at
power-up until the VCC-min level and tVSL time delay is reached. If needed, a pull-up resister on /CS
can be used to accomplish this.
After power-up the device is automatically placed in a write-disabled state with the Status Register Write
Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program,
Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After
completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared
to a write-disabled state of 0.
Software controlled write protection is facilitated using the Write Status Register instruction and setting
the Status Register Protect (SRP0, SRP1) and Block Protect (CMP, SEC,TB, BP2, BP1 and BP0) bits.
These settings allow a portion as small as 4KB sector or the entire memory array to be configured as
read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be
enabled or disabled under hardware control. See Status Register section for further information.
Additionally, the Power-down instruction offers an extra level of write protection as all instructions are
ignored except for the Release Power-down instruction.
Publication Release Date: July 28, 2017
- 10 -
Revision E
W25Q40CL
8. CONTROL AND STATUS REGISTERS
The Read Status Register-1 and Status Register-2 instructions can be used to provide status on the
availability of the Flash memory array, if the device is write enabled or disabled, the state of write
protection, Quad SPI setting, Security Register lock status and Erase/Program Suspend status. The
Write Status Register instruction can be used to configure the device write protection features, Quad SPI
setting and Security Register OTP lock. Write access to the Status Register is controlled by the state of
the non-volatile Status Register Protect bits (SRP0, SRP1), the Write Enable instruction, and during
Standard/Dual SPI operations, the /WP pin.
8.1 STATUS REGISTER
8.1.1 BUSY
BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a
Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or
Erase/Program Security Register instruction. During this time the device will ignore further instructions
except for the Read Status Register and Erase/Program Suspend instruction (see tW, tPP, tSE, tBE, and
tCE in AC Characteristics). When the program, erase or write status/security register instruction has
completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.
8.1.2 Write Enable Latch (WEL)
Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a
Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write
disable state occurs upon power-up or after any of the following instructions finished: Write Disable,
Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register,
Erase Security Register and Program Security Register.
8.1.3 Block Protect Bits (BP2, BP1, BP0)
The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3,
and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write
Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can
be protected from Program and Erase instructions (see Status Register Memory Protection table). The
factory default setting for the Block Protection Bits is 0, none of the array protected.
8.1.4 Top/Bottom Block Protect (TB)
The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the
Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table.
The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction
depending on the state of the SRP0, SRP1 and WEL bits.
8.1.5 Sector/Block Protect (SEC)
The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect
either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the
array as shown in the Status Register Memory Protection table. The default setting is SEC=0.
8.1.6 Complement Protect (CMP)
The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used
in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection.
Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed.
Publication Release Date: July 28, 2017
- 11 -
Revision E
W25Q40CL
For instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when
CMP=1, the top 4KB sector will become unprotected while the rest of the array become read-only.
Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0.
8.1.7 Status Register Protect (SRP1, SRP0)
The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register
(S8 and S7). The SRP bits control the method of write protection: software protection, hardware
protection, power supply lock-down or one time programmable (OTP) protection.
Status
Register
SRP1 SRP0 /WP
Description
/WP pin has no control. The Status register can be written
to after a Write Enable instruction, WEL=1. [Factory
Default]
Software
Protection
0
0
X
Hardware
Protected
When /WP pin is low the Status Register locked and can
not be written to.
0
0
1
1
1
1
0
1
0
1
Hardware
When /WP pin is high the Status register is unlocked and
Unprotected can be written to after a Write Enable instruction, WEL=1.
Power Supply Status Register is protected and can not be written to
Lock-Down
X
X
again until the next power-down, power-up cycle.(1)
One Time
Program(2)
Status Register is permanently protected and can not be
written to.
Note:
1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available upon special order. Please contact Winbond for details.
8.1.8 Erase/Program Suspend Status (SUS)
The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a
Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume
(7Ah) instruction as well as a power-down, power-up cycle.
8.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0)
The Security Register Lock Bits (LB3, LB2, LB1, LB0) are non-volatile One Time Program (OTP) bits in
Status Register (S13, S12, S11, S10) that provide the write protect control and status to the Security
Registers. The default state of LB3-0 is 0, Security Registers are unlocked. LB3-0 can be set to 1
individually using the Write Status Register instruction. LB3-0 are One Time Programmable (OTP), once
it’s set to 1, the corresponding 256-Byte Security Register will become read-only permanently.
Publication Release Date: July 28, 2017
- 12 -
Revision E
W25Q40CL
8.1.10 Quad Enable (QE)
The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI
operation. When the QE bit is set to a 0 state (factory default), the /WP pin and /HOLD are enabled.
When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled.
WARNING: The QE bit should never be set to a 1 during standard SPI or Dual SPI operation if the /WP or /HOLD pins are
tied directly to the power supply or ground.
S7
S6
S5
TB
S4
S3
S2
S1
S0
SEC
BP2
STATUS REGISTER PROTECT0
(Non-volatile)
SECTOR PROTECT
(Non-volatile)
TOP/BOTTOM PROTECT
(Non-volatile)
BLOCK PROTECT BITS
(Non-volatile)
WRITE ENABLE LATCH
ERASE/WRITE IN PROGRESS
(volatile)
Figure 3a. Status Register-1
S15
S14
S13
S12
S11
S9
S8
LB3
LB2
LB1
LB0
CMP
SUSPEND STATUS
COMPLEMENT PROTECT
(Non-volatile)
SECURITY REGISTER LOCK BITS
(Non-Volatile OPT)
QUAD ENABLE
(Non-volatile)
STATUS REGISTER PROTECT 2
(Non-volatile)
Figure 3b. Status Register-2
Publication Release Date: July 28, 2017
Revision E
- 13 -
W25Q40CL
8.1.11 Status Register Memory Protection (CMP = 0)
W25Q40CL (4M-BIT) MEMORY PROTECTION(2)
STATUS REGISTER(1)
SEC TB BP2 BP1 BP0
BLOCK(S)
ADDRESSES
DENSITY
PORTION
X
0
X
0
0
0
0
0
0
1
NONE
7
NONE
NONE
64KB
NONE
070000h -
07FFFFh
060000h -
07FFFFh
040000h -
07FFFFh
000000h -
00FFFFh
000000h -
01FFFFh
000000h -
03FFFFh
000000h -
07FFFFh
07F000h -
07FFFFh
07E000h -
07FFFFh
07C000h -
07FFFFh
078000h -
07FFFFh
078000h -
07FFFFh
000000h -
000FFFh
000000h -
001FFFh
000000h -
003FFFh
000000h -
007FFFh
000000h -
007FFFh
Upper 1/8
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
X
0
0
0
0
0
1
1
1
1
1
X
0
0
0
0
0
1
0
0
0
1
1
0
0
0
1
1
1
1
1
0
1
1
X
0
1
1
0
1
0
1
1
0
1
1
0
1
1
0
1
X
1
0
1
X
0
1
0
1
X
0
1
6 and 7
128KB
256KB
64KB
128KB
256KB
512KB
4KB
Upper 1/4
Upper 1/2
Lower 1/8
Lower 1/4
Lower 1/2
ALL
4 thru 7
0
0 and 1
0 thru 3
0 thru 7
7
Upper 1/128
Upper 1/64
Upper 1/32
Upper 1/16
Upper 1/16
Lower 1/128
Lower 1/64
Lower 1/32
Lower 1/16
Lower 1/16
ALL
7
8KB
7
16KB
32KB
32KB
4KB
7
7
0
0
8KB
0
16KB
32KB
32KB
512KB
0
0
000000h -
07FFFFh
1
0 thru 7
Note:
1. x = don’t care
2. If any erase or program command specifies a memory region that contains protected data portion, this
command will be ignore.
Publication Release Date: July 28, 2017
- 14 -
Revision E
W25Q40CL
8.1.12 Status Register Memory Protection (CMP = 1)
STATUS REGISTER(1)
W25Q40CL (4M-BIT) MEMORY PROTECTION
SEC TB BP2 BP1 BP0
BLOCK(S)
ADDRESSES
DENSITY
PORTION
X
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
X
0
0
0
1
1
1
0
0
0
0
0
1
1
1
1
1
X
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
1
0
0
1
1
0
1
1
0
1
1
0
1
0
1
1
0
1
1
0
1
0
1
1
0
1
1
0
1
X
0
1
0
1
X
0
1
0 thru 7
0 thru 6
0 thru 5
0 thru 3
1 thru 7
2 and 7
4 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
0 thru 7
NONE
000000h - 07FFFFh
000000h - 06FFFFh
000000h - 05FFFFh
000000h - 03FFFFh
010000h - 07FFFFh
020000h - 07FFFFh
040000h - 07FFFFh
000000h - 07EFFFh
000000h - 07DFFFh
000000h - 07BFFFh
000000h - 077FFFh
000000h - 077FFFh
001000h - 07FFFFh
002000h - 07FFFFh
004000h - 07FFFFh
008000h - 07FFFFh
008000h - 07FFFFh
NONE
512KB
448KB
384KB
256KB
448KB
384KB
256KB
508KB
504KB
496KB
480KB
480KB
508KB
504KB
496KB
480KB
480KB
NONE
All
Lower 7/8
Lower 3/4
Lower 1/2
Upper 1/8
Upper 1/4
Upper 1/2
Lower 127/128
Lower 63/64
Lower 31/32
Lower 15/16
Lower 15/16
Upper 127/128
Upper 63/64
Upper 31/32
Upper 15/16
Upper 15/16
NONE
X
Note:
1. x = don’t care
2. If any Erase or program command specifies a memory region that contains protected data portion, this
command will be ignore.
Publication Release Date: July 28, 2017
- 15 -
Revision E
W25Q40CL
9. INSTRUCTIONS
The instruction set of the W25Q40CL consists of thirty three basic instructions that are fully controlled
through the SPI bus (see Instruction Set table). Instructions are initiated with the falling edge of Chip
Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the
DI input is sampled on the rising edge of clock with most significant bit (MSB) first.
Instructions vary in length from a single byte to several bytes and may be followed by address bytes,
data bytes, dummy bytes (don’t care), and in some cases, a combination. Instructions are completed
with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in
figures 4 through 34. All read instructions can be completed after any clocked bit. However, all
instructions that Write, Program or Erase must complete on a byte boundary (/CS driven high after a full
8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the
device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when
the Status Register is being written, all instructions except for Read Status Register will be ignored until
the program or erase cycle has completed.
9.1.1 Manufacturer and Device Identification
MANUFACTURER ID
(MF7-MF0)
EFh
Winbond Serial Flash
Device ID
(ID7-ID0)
(ID15-ID0)
9Fh
Instruction
W25Q40CL
ABh, 90h, 92h, 94h
12h
4013h
Publication Release Date: July 28, 2017
Revision E
- 16 -
W25Q40CL
9.1.2 Instruction Set Table 1 (Erase, Program Instructions)(1)
BYTE 1
(CODE)
INSTRUCTION NAME
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
Write Enable
06h
Write Enable for
50h
Volatile Status Register
Write Disable
04h
05h
(2)
Read Status Register-1
Read Status Register-2
Write Status Register
Page Program
(S7–S0)
(S15–S8)
S7–S0
(2)
35h
01h
S15-S8
A15–A8
A15–A8
A15–A8
A15–A8
A15–A8
02h
A23–A16
A23–A16
A23–A16
A23–A16
A23–A16
A7–A0
A7–A0
A7–A0
A7–A0
A7–A0
D7–D0
(3)
Quad Page Program
Sector Erase (4KB)
Block Erase (32KB)
Block Erase (64KB)
Chip Erase
32h
D7–D0, …
20h
52h
D8h
C7h/60h
75h
Erase / Program Suspend
Erase / Program Resume
Power-down
7Ah
B9h
Continuous Read Mode
FFh
FFh
(4)
Reset
Notes:
1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis “()” indicate data being read from
the device on the DO pin.
2. The Status Register contents will repeat continuously until /CS terminates the instruction.
3. Quad Page Program Input Data:
IO0 = D4, D0, ……
IO1 = D5, D1, ……
IO2 = D6, D2, ……
IO3 = D7, D3, ……
4. This instruction is recommended when using the Dual or Quad “Continuous Read Mode” feature. See section 8.2.19 &
8.2.20 for more information.
Publication Release Date: July 28, 2017
- 17 -
Revision E
W25Q40CL
9.1.3 Instruction Set Table 2 (Read Instructions)
BYTE 1
(CODE)
INSTRUCTION NAME
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
Read Data
03h
A23-A16
A23-A16
A23-A16
A23-A16
A23-A8(2)
A15-A8
A15-A8
A7-A0
A7-A0
(D7-D0)
dummy
Fast Read
0Bh
(D7-D0)
Fast Read Dual Output
Fast Read Quad Output
Fast Read Dual I/O
Fast Read Quad I/O
Set Burst with Wrap
3Bh
A15-A8
A7-A0
dummy (D7-D0, …)(1)
dummy (D7-D0, …)(3)
6Bh
A15-A8
A7-A0
BBh
EBh
77h
A7-A0, M7-M0(2)
(D7-D0, …)(1)
A23-A0, M7-M0(4) (x,x,x,x, D7-D0,…)(5) (D7-D0, …)(3)
xxxxxx, W6-W4(4)
Notes:
1. Dual Output data
IO0 = (D6, D4, D2, D0)
IO1 = (D7, D5, D3, D1)
2. Dual Input Address
IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0
IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1
3. Quad Output Data
IO0 = (D4, D0, …..)
IO1 = (D5, D1, …..)
IO2 = (D6, D2, …..)
IO3 = (D7, D3, …..)
4. Quad Input Address
Set Burst with Wrap Input
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
IO0 = x, x, x, x, x, x, W4, x
IO1 = x, x, x, x, x, x, W5, x
IO2 = x, x, x, x, x, x, W6, x
IO3 = x, x, x, x, x, x, x,
x
5. Fast Read Quad I/O Data
IO0 = (x, x, x, x, D4, D0, …..)
IO1 = (x, x, x, x, D5, D1, …..)
IO2 = (x, x, x, x, D6, D2, …..)
IO3 = (x, x, x, x, D7, D3, …..)
6. Word Read Quad I/O Data
IO0 = (x, x, D4, D0, …..)
IO1 = (x, x, D5, D1, …..)
IO2 = (x, x, D6, D2, …..)
IO3 = (x, x, D7, D3, …..)
7. The lowest address bit must be 0. ( A0 = 0 )
8. The lowest 4 address bits must be 0. ( A0, A1, A2, A3 = 0 )
Publication Release Date: July 28, 2017
Revision E
- 18 -
W25Q40CL
9.1.4 Instruction Set Table 3 (ID, Security Instructions)
INSTRUCTION
NAME
BYTE 1
(CODE)
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
Release Power down/
Device ID
(1)
ABh
dummy
dummy
dummy
(ID7-ID0)
Manufacturer/
90h
92h
94h
dummy
A23-A8
dummy
00h
(MF7-MF0)
(ID7-ID0)
(2)
Device ID
Manufacturer/Device ID
by Dual I/O
A7-A0, M[7:0]
(MF[7:0], ID[7:0])
Manufacture/Device ID
by Quad I/O
A23-A0, M[7:0] xxxx, (MF[7:0], ID[7:0]) (MF[7:0], ID[7:0], …)
(MF7-MF0)
(ID15-ID8)
(ID7-ID0)
Capacity
JEDEC ID
9Fh
Manufacturer
Memory Type
Read Unique ID
4Bh
5Ah
dummy
00h
dummy
00h
dummy
dummy
dummy
(ID63-ID0)
(D7-0)
Read SFDP Register
A7–A0
Erase
Security Registers(3)
44h
42h
48h
A23–A16
A23–A16
A23–A16
A15–A8
A15–A8
A15–A8
A7–A0
A7–A0
A7–A0
Program
Security Registers(3)
D7-D0
D7-D0
(D7-0)
Read
Security Registers(3)
dummy
Notes:
1. The Device ID will repeat continuously until /CS terminates the instruction.
2. See Manufacturer and Device Identification table for Device ID information.
3. Security Register Address:
Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address
Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address
Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address
Publication Release Date: July 28, 2017
Revision E
- 19 -
W25Q40CL
9.1.5 Write Enable (06h)
The Write Enable instruction (Figure 4) sets the Write Enable Latch (WEL) bit in the Status Register to
a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block
Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write
Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input
(DI) pin on the rising edge of CLK, and then driving /CS high.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
Mode 3
Mode 0
CLK
Instruction (06h)
High Impedance
DI
(IO0)
DO
(IO1)
Figure 4. Write Enable Instruction Sequence Diagram
9.1.6 Write Enable for Volatile Status Register (50h)
The non-volatile Status Register bits described in section 8.1 can also be written to as volatile bits. This
gives more flexibility to change the system configuration and memory protection schemes quickly
without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status
Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for
Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h)
instruction. Write Enable for Volatile Status Register instruction (Figure 5) will not set the Write Enable
Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status
Register bit values.
Instruction (50h)
Figure 5. Write Enable for Volatile Status Register Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 20 -
Revision E
W25Q40CL
9.1.7 Write Disable (04h)
The Write Disable instruction (Figure 6) resets the Write Enable Latch (WEL) bit in the Status Register
to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code “04h” into
the DI pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and
upon completion of the Write Status Register. Erase/Program Security Registers, Page Program, Quad
Page Program, Sector Erase, Block Erase and Chip Erase instructions. Write Disable instruction can
also be used to invalidate the Write Enable for Volatile Status Register instruction
Figure 6. Write Disable Instruction Sequence Diagram
9.1.8 Read Status Register-1 (05h) and Read Status Register-2 (35h)
The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is
entered by driving /CS low and shifting the instruction code “05h” for Status Register-1 or “35h” for
Status Register-2 into the DI pin on the rising edge of CLK. The status register bits are then shifted out
on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in figure 7. The
Status Register bits are shown in figure 3a and 3b and include the BUSY, WEL, BP2-BP0, TB, SEC,
SRP0, SRP1, QE, LB3-0, CMP and SUS bits (see Status Register section earlier in this datasheet).
The Read Status Register instruction may be used at any time, even while a Program, Erase or Write
Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when
the cycle is complete and if the device can accept another instruction. The Status Register can be read
continuously, as shown in Figure 7. The instruction is completed by driving /CS high.
Figure 7. Read Status Register Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 21 -
Revision E
W25Q40CL
9.1.9 Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. Only non-volatile Status
Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7 thru 2 of Status Register-1) and CMP, LB3, LB2,
LB1, LB0, QE, SRP1 (bits 14 thru 8 of Status Register-2) can be written to. All other Status Register bit
locations are read-only and will not be affected by the Write Status Register instruction. LB3-0 are non-
volatile OTP bits, once it is set to 1, it cannot be cleared to 0. The Status Register bits are shown in
figure 3 and described in 10.1.
To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously
have been executed for the device to accept the Write Status Register Instruction (Status Register bit
WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the
instruction code “01h”, and then writing the status register data byte as illustrated in figure 8.
To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must
have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0).
However, SRP1 and LB3, LB2, LB1, LB0 cannot be changed from “1” to “0” because of the OTP
protection for these bits. Upon power off, the volatile Status Register bit values will be lost, and the non-
volatile Status Register bit values will be restored when power on again.
To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or
sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be
executed. If /CS is driven high after the eighth clock (compatible with the 25X series) the CMP, QE and
SRP1 bits will be cleared to 0.
During non-volatile Status Register write operation (06h combined with 01h), after /CS is driven high,
the self-timed Write Status Register cycle will commence for a time duration of tW (See AC
Characteristics). While the Write Status Register cycle is in progress, the Read Status Register
instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the
Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions
again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status
Register will be cleared to 0.
During volatile Status Register write operation (50h combined with 01h), after /CS is driven high, the
Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC
Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.
Please refer to 10.1 for detailed Status Register Bit descriptions. Factory default for all status Register
bits are 0.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23
Mode 3
Mode 0
CLK
Instruction (01h)
Status Register 1 in
Status Register 2 in
DI
(IO0)
7
6
5
4
3
2
1
0
15 14 13 12 11 10
9
8
*
*
High Impedance
DO
(IO1)
= MSB
*
Figure 8. Write Status Register Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 22 -
W25Q40CL
9.1.10 Read Data (03h)
The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The
instruction is initiated by driving the /CS pin low and then shifting the instruction code “03h” followed
by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge
of the CLK pin. After the address is received, the data byte of the addressed memory location will be
shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is
automatically incremented to the next higher address after each byte of data is shifted out allowing for
a continuous stream of data. This means that the entire memory can be accessed with a single
instruction as long as the clock continues. The instruction is completed by driving /CS high.
The Read Data instruction sequence is shown in figure 9. If a Read Data instruction is issued while an
Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any
effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR
(see AC Electrical Characteristics).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
28 29 30 31 32 33 34 35 36 37 38 39
CLK
Instruction (03h)
24-Bit Address
DI
(IO0)
23 22 21
3
2
1
0
*
Data Out 1
High Impedance
DO
(IO1)
7
6
5
4
3
2
1
0
7
= MSB
*
*
Figure 9. Read Data Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 23 -
W25Q40CL
9.1.11 Fast Read (0Bh)
The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest
possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight
“dummy” clocks after the 24-bit address as shown in figure 10. The dummy clocks allow the devices
internal circuits additional time for setting up the initial address. During the dummy clocks the data value
on the DO pin is a “don’t care”.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
28 29 30 31
CLK
Instruction (0Bh)
24-Bit Address
DI
(IO0)
23 22 21
3
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
/CS
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
CLK
Dummy Clocks
DI
(IO0)
0
Data Out 1
Data Out 2
High Impedance
DO
(IO1)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
*
*
Figure 10. Fast Read Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 24 -
W25Q40CL
9.1.12 Fast Read Dual Output (3Bh)
The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction
except that data is output on two pins, IO0 and IO1. This allows data to be transferred from the
W25Q40CL at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal
for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-
segments to RAM for execution.
Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest
possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight
“dummy” clocks after the 24-bit address as shown in figure 11. The dummy clocks allow the device's
internal circuits additional time for setting up the initial address. The input data during the dummy clocks
is “don’t care”. However, the IO0 pin should be high-impedance prior to the falling edge of the first data
out clock.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
28 29 30 31
CLK
Instruction (3Bh)
24-Bit Address
DI
(IO0)
23 22 21
3
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
/CS
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
CLK
IO0 switches from
Dummy Clocks
Input to Output
DI
(IO0)
0
6
4
2
0
6
4
5
2
3
0
1
6
4
5
2
3
0
1
6
4
5
2
3
0
1
6
7
High Impedance
DO
(IO1)
7
5
3
1
7
7
7
Data Out 1
Data Out 2
Data Out 3
Data Out 4
*
*
*
*
Figure 11. Fast Read Dual Output Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 25 -
W25Q40CL
9.1.13 Fast Read Quad Output (6Bh)
The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction
except that data is output on four pins, IO0, IO1, IO2, and IO3. A Quad enable of Status Register-2 must
be executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit
QE must equal 1). The Fast Read Quad Output Instruction allows data to be transferred from the
W25Q40CL at four times the rate of standard SPI devices.
The Fast Read Quad Output instruction can operate at the highest possible frequency of FR (see AC
Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address
as shown in figure 12. The dummy clocks allow the device's internal circuits additional time for setting
up the initial address. The input data during the dummy clocks is “don’t care”. However, the IO pins
should be high-impedance prior to the falling edge of the first data out clock.
Figure 12. Fast Read Quad Output Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 26 -
Revision E
W25Q40CL
9.1.14 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS
is raised and then lowered) does not require the BBh instruction code, as shown in figure 13b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately
entered after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the
next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus
returning to normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset
(M7-0) before issuing normal instructions (See 8.2.20 for detail descriptions).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23
CLK
Instruction (BBh)
A23-16
A15-8
A7-0
M7-0
DI
(IO0)
22 20 18 16 14 12 10
8
9
6
7
4
2
0
1
6
4
2
0
1
DO
(IO1)
23 21 19 17 15 13 11
5
3
7
5
3
*
*
= MSB
*
/CS
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
CLK
IOs switch from
Input to Output
DI
(IO0)
0
1
6
4
5
2
0
6
4
5
2
0
1
6
4
5
2
0
1
6
4
5
2
0
1
6
7
DO
(IO1)
7
3
1
7
3
7
3
7
3
*
*
*
*
Byte 1
Byte 2
Byte 3
Byte 4
Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4 10)
Publication Release Date: July 28, 2017
Revision E
- 27 -
W25Q40CL
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
CLK
A23-16
A15-8
A7-0
M7-0
DI
(IO0)
22 20 18 16 14 12 10
8
9
6
7
4
2
0
1
6
4
2
0
1
DO
(IO1)
23 21 19 17 15 13 11
5
3
7
5
3
*
*
= MSB
*
/CS
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
CLK
IOs switch from
Input to Output
DI
(IO0)
0
1
6
4
5
2
0
6
4
5
2
0
1
6
4
5
2
0
1
6
4
5
2
0
1
6
7
DO
(IO1)
7
3
1
7
3
7
3
7
3
*
*
*
*
Byte 1
Byte 2
Byte 3
Byte 4
Figure 13b. Fast Read Dual I/O Instruction Sequence (Previous instruction set M5-4 = 10)
Publication Release Date: July 28, 2017
Revision E
- 28 -
W25Q40CL
9.1.15 Fast Read Quad I/O (EBh)
The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except
that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy
clock are required prior to the data output. The Quad I/O dramatically reduces instruction overhead
allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable
bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.
Fast Read Quad I/O with “Continuous Read Mode”
The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 14a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after
/CS is raised and then lowered) does not require the EBh instruction code, as shown in figure 14b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately
entered after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the
next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus
returning to normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset
(M7-0) before issuing normal instructions (See 8.2.20 for detail descriptions).
Byte 1 Byte 2
Figure 14a. Fast Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4 10)
Publication Release Date: July 28, 2017
- 29 -
Revision E
W25Q40CL
Figure 14b. Fast Read Quad I/O Instruction Sequence (Previous instruction set M5-4 = 10)
Fast Read Quad I/O with “8/16/32/64-Byte Wrap Around”
The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by
issuing a “Set Burst with Wrap” command prior to EBh. The “Set Burst with Wrap” command can either
enable or disable the “Wrap Around” feature for the following EBh commands. When “Wrap Around” is
enabled, the data being accessed can be limited to either a 8, 16, 32 or 64-byte section of a 256-byte
page. The output data starts at the initial address specified in the instruction, once it reaches the ending
boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary
automatically until /CS is pulled high to terminate the command.
The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and
then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read
commands.
The “Set Burst with Wrap” instruction allows three “Wrap Bits”, W6-4 to be set. The W4 bit is used to
enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap
around section within a page. See 8.2.18 for detail descriptions.
Publication Release Date: July 28, 2017
- 30 -
Revision E
W25Q40CL
9.1.16 Set Burst with Wrap (77h)
The Set Burst with Wrap (77h) instruction is used in conjunction with “Fast Read Quad I/O” and “Word
Read Quad I/O” instructions to access a fixed length of 8/16/32/64-byte section within a 256-byte page.
Certain applications can benefit from this feature and improve the overall system code execution
performance.
Similar to a Quad I/O instruction, the Set Burst with Wrap instruction is initiated by driving the /CS pin
low and then shifting the instruction code “77h” followed by 24 dummy bits and 8 “Wrap Bits”, W7-0. The
instruction sequence is shown in figure 15. Wrap bit W7 and the lower nibble W3-0 are not used.
W4 = 0
Wrap Around
W4 =1 (DEFAULT)
W6, W5
Wrap Length
Wrap Around
Wrap Length
0
0
Yes
8-byte
No
N/A
0
1
1
1
0
1
Yes
Yes
Yes
16-byte
32-byte
64-byte
No
No
No
N/A
N/A
N/A
Once W6-4 is set by a Set Burst with Wrap instruction, all the following “Fast Read Quad I/O” and “Word
Read Quad I/O” instructions will use the W6-4 setting to access the 8/16/32/64-byte section within any
page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with
Wrap instruction should be issued to set W4 = 1. The default value of W4 upon power on is 1. In the
case of a system Reset while W4 = 0, it is recommended that the controller issues a Set Burst with Wrap
instruction to reset W4 = 1 prior to any normal Read instructions since W25Q40CL does not have a
hardware Reset Pin.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
CLK
Instruction (77h)
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
w4
w5
w6
X
X
X
X
X
IO0
IO1
IO2
IO3
X
X
X
X
don’t care don’t care don’t care wrap bit
Figure 15. Set Burst with Wrap Instruction Sequence
Publication Release Date: July 28, 2017
Revision E
- 31 -
W25Q40CL
9.1.17 Continuous Read Mode Bits (M7-0)
The “Continuous Read Mode” bits are used in conjunction with “Fast Read Dual I/O”, “Fast Read Quad
I/O”, “Word Read Quad I/O” and “Octal Word Read Quad I/O” instructions to provide the highest random
Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place)
to be performed on serial flash devices.
M7-0 need to be set by the Dual/Quad I/O Read instructions. M5-4 are used to control whether the 8-
bit SPI instruction code (BBh, EBh) is needed or not for the next command. When M5-4 = (1,0), the next
command will be treated same as the current Dual/Quad I/O Read command without needing the 8-bit
instruction code; when M5-4 do not equal to (1,0), the device returns to normal SPI mode, all commands
can be accepted. M7-6 and M3-0 are reserved bits for future use, either 0 or 1 values can be used.
9.1.18 Continuous Read Mode Reset (FFh or FFFFh)
Continuous Read Mode Reset instruction can be used to set M4 = 1, thus the device will release the
Continuous Read Mode and return to normal SPI operation, as shown in figure 16.
Mode Bit Reset
for Dual I/O
Mode Bit Reset
for Quad I/O
/CS
CLK
IO0
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Mode 3
Mode 0
FFh
FFh
IO1
Don’t Care
Don’t Care
Don’t Care
IO2
IO3
Figure 16. Continuous Read Mode Reset for Fast Read Dual/Quad I/O
Since W25Q40CL does not have a hardware Reset pin, so if the controller resets while W25Q40CL is
set to Continuous Mode Read, the W25Q40CL will not recognize any initial standard SPI instructions
from the controller. To address this possibility, it is recommended to issue a Continuous Read Mode
Reset instruction as the first instruction after a system Reset. Doing so will release the device from the
Continuous Read Mode and allow Standard SPI instructions to be recognized.
To reset “Continuous Read Mode” during Quad I/O operation, only eight clocks are needed. The
instruction is “FFh”. To reset “Continuous Read Mode” during Dual I/O operation, sixteen clocks are
needed to shift in instruction “FFFFh”.
Publication Release Date: July 28, 2017
- 32 -
Revision E
W25Q40CL
9.1.19 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated
by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0)
and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the
instruction while data is being sent to the device.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address
bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the
remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than
256 bytes (a partial page) can be programmed without having any effect on other bytes within the same
page. One condition to perform a partial page program is that the number of clocks cannot exceed the
remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the
beginning of the page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS
is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See
AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction
may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page
Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other
instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the
Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page
is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory
Protection table).
Figure 17. Page Program Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 33 -
Revision E
W25Q40CL
9.1.20 Quad Input Page Program (32h)
The Quad Page Program instruction allows up to 256 bytes of data to be programmed at previously
erased (FFh) memory locations using four pins: IO0, IO1, IO2, and IO3. The Quad Page Program can
improve performance for PROM Programmer and applications that have slow clock speeds <5MHz.
Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction
since the inherent page program time is much greater than the time it take to clock-in the data.
To use Quad Page Program the Quad Enable in Status Register-2 must be set (QE=1). A Write Enable
instruction must be executed before the device will accept the Quad Page Program instruction (Status
Register-1, WEL=1). The instruction is initiated by driving the /CS pin low then shifting the instruction
code “32h” followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The /CS
pin must be held low for the entire length of the instruction while data is being sent to the device. All
other functions of Quad Page Program are identical to standard Page Program. The Quad Page
Program instruction sequence is shown in figure 18.
Figure 18. Quad Input Page Program Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 34 -
Revision E
W25Q40CL
9.1.21 Sector Erase (20h)
The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “20h” followed a 24-bit sector address (A23-A0) (see Figure 2). The
Sector Erase instruction sequence is shown in figure 19.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase
instruction will commence for a time duration of tSE (See AC Characteristics). While the Sector Erase
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status
of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Sector Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
29 30 31
Mode 3
Mode 0
CLK
Instruction (20h)
24-Bit Address
DI
(IO0)
23 22
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
Figure 19. Sector Erase Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 35 -
W25Q40CL
9.1.22 32KB Block Erase (52h)
The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “52h” followed a 24-bit block address (A23-A0) (see Figure 2). The
Block Erase instruction sequence is shown in figure 20.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase
instruction will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status
of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Block Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
29 30 31
Mode 3
Mode 0
CLK
Instruction (52h)
24-Bit Address
DI
(IO0)
23 22
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
Figure 20. 32KB Block Erase Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 36 -
W25Q40CL
9.1.23 64KB Block Erase (D8h)
The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0) (see Figure 2). The
Block Erase instruction sequence is shown in figure 21.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase
instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status
of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Block Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
29 30 31
Mode 3
Mode 0
CLK
Instruction (D8h)
24-Bit Address
DI
(IO0)
23 22
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
Figure 21. 64KB Block Erase Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 37 -
W25Q40CL
9.1.24 Chip Erase (C7h / 60h)
The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write
Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “C7h” or “60h”. The Chip Erase instruction sequence is shown in figure 22.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase
instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will
commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress,
the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The
BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to
accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL)
bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is
protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory
Protection table).
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
Mode 3
Mode 0
CLK
Instruction (C7h/60h)
High Impedance
DI
(IO0)
DO
(IO1)
Figure 22. Chip Erase Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 38 -
W25Q40CL
9.1.25 Erase / Program Suspend (75h)
The Erase/Program Suspend instruction “75h”, allows the system to interrupt a Sector or Block Erase
operation or a Page Program operation and then read from or program/erase data to, any other sectors
or blocks. The Erase/Program Suspend instruction sequence is shown in figure 23.
The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h) are
not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase
operation. If written during the Chip Erase operation, the Erase Suspend instruction is ignored. The
Write Status Register instruction (01h) and Program instructions (02h, 32h, 42h) are not allowed during
Program Suspend. Program Suspend is valid only during the Page Program or Quad Page Program
operation.
The Erase/Program Suspend instruction “75h” will be accepted by the device only if the SUS bit in the
Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page
Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend
instruction will be ignored by the device. A maximum of time of “tSUS” (See AC Characteristics) is required
to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1
to 0 within “tSUS” and the SUS bit in the Status Register will be set from 0 to 1 immediately after
Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that
the Suspend instruction “75h” is not issued earlier than a minimum of time of “tSUS” following the
preceding Resume instruction “7Ah”.
Unexpected power off during the Erase/Program suspend state will reset the device and release the
suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or
block that was being suspended may become corrupted. It is recommended for the user to implement
system design techniques against the accidental power interruption and preserve data integrity during
erase/program suspend state.
Figure 23. Erase/Program Suspend Instruction Sequence
Publication Release Date: July 28, 2017
- 39 -
Revision E
W25Q40CL
9.1.26 Erase / Program Resume (7Ah)
The Erase/Program Resume instruction “7Ah” must be written to resume the Sector or Block Erase
operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction
“7Ah” will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY
bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set
from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will
complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume
instruction “7Ah” will be ignored by the device. The Erase/Program Resume instruction sequence is
shown in figure 24.
Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by
unexpected power off. It is also required that a subsequent Erase/Program Suspend instruction not to
be issued within a minimum of time of “tSUS” following a previous Resume instruction.
Figure 24. Erase/Program Resume Instruction Sequence
Publication Release Date: July 28, 2017
- 40 -
Revision E
W25Q40CL
9.1.27 Power-down (B9h)
Although the standby current during normal operation is relatively low, standby current can be further
reduced with the Power-down instruction. The lower power consumption makes the Power-down
instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC
Characteristics). The instruction is initiated by driving the /CS pin low and shifting the instruction code
“B9h” as shown in figure 25.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Power-down
instruction will not be executed. After /CS is driven high, the power-down state will entered within the
time duration of tDP (See AC Characteristics). While in the power-down state only the Release from
Power-down / Device ID instruction, which restores the device to normal operation, will be recognized.
All other instructions are ignored. This includes the Read Status Register instruction, which is always
available during normal operation. Ignoring all but one instruction makes the Power Down state a useful
condition for securing maximum write protection. The device always powers-up in the normal operation
with the standby current of ICC1.
/CS
tDP
Mode 3
Mode 0
0
1
2
3
4
5
6
7
Mode 3
Mode 0
CLK
Instruction (B9h)
DI
(IO0)
Stand-by current
Power-down current
Figure 25. Deep Power-down Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 41 -
W25Q40CL
9.1.28
Release Power-down / Device ID (ABh)
The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to
release the device from the power-down state, or obtain the devices electronic identification (ID) number.
To release the device from the power-down state, the instruction is issued by driving the /CS pin low,
shifting the instruction code “ABh” and driving /CS high as shown in figure 26a. Release from power-
down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal
operation and other instructions are accepted. The /CS pin must remain high during the tRES1 time
duration.
When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by
driving the /CS pin low and shifting the instruction code “ABh” followed by 3-dummy bytes. The Device
ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in
figure 26a. The Device ID values for the W25Q40CL is listed in Manufacturer and Device Identification
table. The Device ID can be read continuously. The instruction is completed by driving /CS high.
When used to release the device from the power-down state and obtain the Device ID, the instruction
is the same as previously described, and shown in figure 26b, except that after /CS is driven high it must
remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will
resume normal operation and other instructions will be accepted.
If the Release from Power-down / Device ID instruction is issued while an Erase, Program or Write cycle
is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current
cycle.
/CS
tRES1
Mode 3
Mode 0
0
1
2
3
4
5
6
7
Mode 3
Mode 0
CLK
Instruction (ABh)
DI
(IO0)
Power-down current
Stand-by current
Figure 26a. Release Power-down Instruction Sequence
Publication Release Date: July 28, 2017
Revision E
- 42 -
W25Q40CL
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
29 30 31 32 33 34 35 36 37 38
Mode 3
Mode 0
tRES2
CLK
Instruction (ABh)
3 Dummy Bytes
DI
(IO0)
23 22
2
1
0
Device ID
*
High Impedance
DO
(IO1)
7
6
5
4
3
2
1
0
*
= MSB
Power-down current
Stand-by current
*
Figure 26b. Release Power-down / Device ID Instruction Sequence Diagram
Publication Release Date: July 28, 2017
Revision E
- 43 -
W25Q40CL
9.1.29 Read Manufacturer / Device ID (90h)
The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device
ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.
The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device
ID instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code “90h”
followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Winbond (EFh)
and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown
in figure 27. The Device ID values for the W25Q40CL is listed in Manufacturer and Device Identification
table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by
the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one
to the other. The instruction is completed by driving /CS high.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
28 29 30 31
CLK
Instruction (90h)
Address (000000h)
DI
(IO0)
23 22 21
3
2
1
0
*
High Impedance
DO
(IO1)
= MSB
*
/CS
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
Mode 3
Mode 0
CLK
DI
(IO0)
0
DO
(IO1)
7
6
5
4
3
2
1
0
Manufacturer ID (EFh)
Device ID
*
Figure 27. Read Manufacturer / Device ID Diagram
Publication Release Date: July 28, 2017
Revision E
- 44 -
W25Q40CL
9.1.30 Read Manufacturer / Device ID Dual I/O (92h)
The Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer/Device ID
instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x
speed.
The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction.
The instruction is initiated by driving the /CS pin low and shifting the instruction code “92h” followed by
a 24-bit address (A23-A0) of 000000h, 8-bit Continuous Read Mode Bits, with the capability to input the
Address bits two bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID
are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown
in figure 28. The Device ID values for the W25Q40CL are listed in Manufacturer and Device Identification
table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by
the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one
to the other. The instruction is completed by driving /CS high.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23
CLK
A23-16
A15-8
A7-0 (00h)
M7-0
Instruction (92h)
High Impedance
DI
(IO0)
6
4
2
0
1
6
4
2
0
1
6
4
2
0
1
6
4
2
0
1
DO
(IO1)
7
5
3
7
5
3
7
5
3
7
5
3
= MSB
*
*
*
*
*
/CS
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
Mode 3
Mode 0
CLK
IOs switch from
Input to Output
DI
(IO0)
0
1
6
4
5
2
0
6
4
5
2
3
0
1
6
4
5
2
3
0
1
6
4
5
2
3
0
1
DO
(IO1)
7
3
1
7
7
7
MFR ID
(repeat)
Device ID
(repeat)
*
*
*
*
MFR ID
Device ID
Figure 28. Read Manufacturer / Device ID Dual I/O Diagram
Note:
1. The “Continuous Read Mode” bits M7-0 must be set to Fxh to be compatible with Fast Read Dual I/O instruction.
Publication Release Date: July 28, 2017
Revision E
- 45 -
W25Q40CL
9.1.31 Read Manufacturer / Device ID Quad I/O (94h)
The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer /
Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device
ID at 4x speed.
The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction.
The instruction is initiated by driving the /CS pin low and shifting the instruction code “94h” followed by
a 24-bit address (A23-A0) of 000000h, 8-bit Continuous Read Mode Bits and then four clock dummy
cycles, with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID
for Winbond (EFh) and the Device ID are shifted out four bits per clock on the falling edge of CLK with
most significant bit (MSB) first as shown in figure 29. The Device ID values for the W25Q40CL is listed
in Manufacturer and Device Identification table. If the 24-bit address is initially set to 000001h the Device
ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be
read continuously, alternating from one to the other. The instruction is completed by driving /CS high.
Figure 29. Read Manufacturer / Device ID Quad I/O Diagram
Note:
1. The “Continuous Read Mode” bits M7-0 must be set to Fxh to be compatible with Fast Read Quad I/O instruction.
Publication Release Date: July 28, 2017
- 46 -
Revision E
W25Q40CL
9.1.32 Read Unique ID Number (4Bh)
The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique
to each W25Q40CL device. The ID number can be used in conjunction with user software methods to
help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the
/CS pin low and shifting the instruction code “4Bh” followed by a four bytes of dummy clocks. After
which, the 64-bit ID is shifted out on the falling edge of CLK as shown in figure 30.
/CS
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23
CLK
Instruction (4Bh)
Dummy Byte 1
Dummy Byte 2
DI
(IO0)
High Impedance
DO
(IO1)
/CS
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
Mode 3
Mode 0
CLK
Dummy Byte 3
Dummy Byte 4
DI
(IO0)
High Impedance
DO
(IO1)
63 62 61
2
1
0
= MSB
64-bit Unique Serial Number
*
*
Figure 30. Read Unique ID Number Instruction Sequence
Publication Release Date: July 28, 2017
Revision E
- 47 -
W25Q40CL
9.1.33 Read JEDEC ID (9Fh)
For compatibility reasons, the W25Q40CL provide several instructions to electronically determine the
identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI
compatible serial memories that was adopted in 2003.
The instruction is initiated by driving the /CS pin low and shifting the instruction code “9Fh”. The JEDEC
assigned Manufacturer ID byte for Winbond (EFh) and two Device ID bytes, Memory Type (ID15-ID8)
and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB)
first as shown in figure 31a. For memory type and capacity values refer to Manufacturer and Device
Identification table.
Figure 31a. Read JEDEC ID Instruction Sequence
Publication Release Date: July 28, 2017
- 48 -
Revision E
W25Q40CL
9.1.34 Read SFDP Register (5Ah)
The W25Q40CL features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains
information about devices operational capability such as available commands, timing and other features.
The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only
one PID table is specified but more may be added in the future. The Read SFDP Register instruction is
compatible with the SFDP standard initially established in 2010 for PC and other applications. Most
Winbond SpiFlash Memories shipped after June 2011 (date code 1124 and beyond) support the SFDP
feature as specified in the applicable datasheet.
The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code “5Ah”
followed by a 24-bit address (A23-A0)(1) into the DI pin. Eight “dummy” clocks are also required before
the SFDP register contents are shifted out on the falling edge of the 40th CLK with most significant bit
(MSB) first as shown in figure 31b. For SFDP register values and descriptions, please refer to the
Winbond Application Note for SFDP Definition Table,
Notes: A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-Byte SFDP Register
Instruction (5Ah)
.
Figure 31b. Read SFDP Register Instruction Sequence Diagram
Publication Release Date: July 28, 2017
- 49 -
Revision E
W25Q40CL
9.1.35 Erase Security Registers (44h)
The W25Q40CL offers three 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction
(Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting
the instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the four security
registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
Security Register #2
Security Register #3
00h
00h
00h
0 0 0 1
0 0 1 0
0 0 1 1
0 0 0 0
0 0 0 0
0 0 0 0
Don’t Care
Don’t Care
Don’t Care
The Erase Security Register instruction sequence is shown in figure 32. The /CS pin must be driven
high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be
executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for
a time duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress,
the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The
BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is
ready to accept other instructions again. After the Erase Security Register cycle has finished the Write
Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-0)
in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1,
the corresponding security register will be permanently locked, Erase Security Register instruction to
that register will be ignored (See 8.1.9 for detail descriptions).
Instruction (44h)
Figure 32. Erase Security Registers Instruction Sequence
Publication Release Date: July 28, 2017
- 50 -
Revision E
W25Q40CL
9.1.36 Program Security Registers (42h)
The Program Security Register instruction is similar to the Page Program instruction. It allows from one
byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory
locations. A Write Enable instruction must be executed before the device will accept the Program
Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS
pin low then shifting the instruction code “42h” followed by a 24-bit address (A23-A0) and at least one
data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data
is being sent to the device.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
Security Register #2
Security Register #3
00h
00h
00h
0 0 0 1
0 0 1 0
0 0 1 1
0 0 0 0
0 0 0 0
0 0 0 0
Byte Address
Byte Address
Byte Address
The Program Security Register instruction sequence is shown in figure 33. The Security Register Lock
Bits (LB3-0) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit
is set to 1, the corresponding security register will be permanently locked, Program Security Register
instruction to that register will be ignored (See 8.1.9, 8.2.21 for detail descriptions).
Instruction (42h)
Figure 33. Program Security Registers Instruction Sequence
Publication Release Date: July 28, 2017
- 51 -
Revision E
W25Q40CL
9.1.37 Read Security Registers (48h)
The Read Security Register instruction is similar to the Fast Read instruction and allows one or more
data bytes to be sequentially read from one of the four security registers. The instruction is initiated by
driving the /CS pin low and then shifting the instruction code “48h” followed by a 24-bit address (A23-
A0) and eight “dummy” clocks into the DI pin. The code and address bits are latched on the rising edge
of the CLK pin. After the address is received, the data byte of the addressed memory location will be
shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address
is automatically incremented to the next byte address after each byte of data is shifted out. Once the
byte address reaches the last byte of the register (byte FFh), It will reset to 00h, the first byte of the
register, and continue to increment. The instruction is completed by driving /CS high. The Read Security
Register instruction sequence is shown in figure 34. If a Read Security Register instruction is issued
while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not
have any effects on the current cycle. The Read Security Register instruction allows clock rates from
D.C. to a maximum of FR (see AC Electrical Characteristics).
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
Security Register #2
Security Register #3
00h
00h
00h
0 0 0 1
0 0 1 0
0 0 1 1
0 0 0 0
0 0 0 0
0 0 0 0
Byte Address
Byte Address
Byte Address
Instruction (48h)
Figure 34. Read Security Registers Instruction Sequence
Publication Release Date: July 28, 2017
Revision E
- 52 -
W25Q40CL
10. ELECTRICAL CHARACTERISTICS
(1)
10.1 Absolute Maximum Ratings
PARAMETERS
SYMBOL
VCC
CONDITIONS
RANGE
UNIT
Supply Voltage
–0.6 to VCC+0.6
–0.6 to VCC+0.4
–2.0V to VCC+2.0V
V
V
V
Voltage Applied to Any Pin
Transient Voltage on any Pin
VIO
Relative to Ground
VIOT
<20nS Transient
Relative to Ground
Storage Temperature
Lead Temperature
Electrostatic Discharge Voltage
Notes:
TSTG
TLEAD
VESD
–65 to +150
°C
°C
V
See Note (2)
Human Body Model(3) –2000 to +2000
1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not
guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings
may cause permanent damage.
2. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on
restrictions on hazardous substances (RoHS) 2002/95/EU.
3. JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).
10.2 Operating Ranges
SPEC
SYMB
OL
PARAMETER
CONDITIONS
UNIT
MIN
MAX
FR
=
80MHz, fR = 33MHz
2.3
3.0
3.6
3.6
Supply Voltage
VCC
V
FR = 104MHz, fR = 50MHz
Ambient Temperature,
Operating
TA
Industrial
–40
+85
°C
Publication Release Date: July 28, 2017
Revision E
- 53 -
W25Q40CL
10.3 Power-up Timing and Write Inhibit Threshold
spec
Parameter
Symbol
Unit
MIN
10
5
MAX
VCC (min) to /CS Low
tVSL(1)
tPUW(1)
VWI(1)
µs
Time Delay Before Write Instruction
Write Inhibit Threshold Voltage
ms
1
2
V
Note:
1. These parameters are characterized only.
Figure 35a. Power-up Timing and Voltage Levels
Figure 35b. Power-up, Power-Down Requirement
Publication Release Date: July 28, 2017
Revision E
- 54 -
W25Q40CL
10.4 DC Electrical Characteristics
SPEC
PARAMETER
SYMBOL CONDITIONS
UNIT
MIN
TYP
MAX
6
(1)
(1)
Input Capacitance
Output Capacitance
Input Leakage
pF
pF
µA
µA
CIN
VIN = 0V
(1)
(1)
8
Cout
ILI
VOUT = 0V
±2
±2
I/O Leakage
ILO
/CS = VCC,
VIN = GND or VCC
Standby Current
ICC1
10
1
50
5
µA
µA
/CS = VCC,
VIN = GND or VCC
Power-down Current
Current Read Data /
ICC2
ICC3
ICC3
C = 0.1 VCC / 0.9 VCC
DO = Open
1/3/5
4/8/10
mA
(2)
Dual /Quad 1MHz
Current Read Data /
Dual /Quad 33MHz
C = 0.1 VCC / 0.9 VCC
DO = Open
4/5/6
5/6/7
8/10/12
mA
mA
(2)
Current Read Data /
Dual Output Read/Quad
Output Read 80MHz
C = 0.1 VCC / 0.9 VCC
DO = Open
ICC3
Icc3
10/12/14
(2)
Current Read Data /
Dual Output / Quad
Output Read 104MHz(2)
C = 0.1 VCC / 0.9 VCC
DO = Open
6/7/8
12/14/16
mA
Current Write Status
Register
Icc4
Icc5
Icc6
/CS = VCC
/CS = VCC
/CS = VCC
/CS = VCC
8
12
15
15
mA
mA
mA
Current Page Program
10
10
10
Current Sector/Block
Erase
Current Chip Erase
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Notes:
Icc7
Vil
15
mA
V
-0.5
VCC x 0.3
Vih
Vol
Voh
VCC x 0.7
V
Iol = 100 µA
0.2
V
Ioh = –100 µA
VCC – 0.2
V
1. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3V.
2. Checker Board Pattern.
Publication Release Date: July 28, 2017
Revision E
- 55 -
W25Q40CL
10.5 AC Measurement Conditions
SPEC
PARAMETER
SYMBOL
UNIT
MIN
MAX
30
Load Capacitance
CL
TR, TF
VIN
pF
ns
V
Input Rise and Fall Times
Input Pulse Voltages
5
0.1 VCC to 0.9 VCC
0.3 VCC to 0.7 VCC
0.5 VCC to 0.5 VCC
Input Timing Reference Voltages
Output Timing Reference Voltages
Note:
IN
V
OUT
V
1. Output Hi-Z is defined as the point where data out is no longer driven.
Input Levels
0.9 VCC
Input and Output Timing
Reference Levels
0.5 VCC
0.1 VCC
Figure 36. AC Measurement I/O Waveform
Publication Release Date: July 28, 2017
Revision E
- 56 -
W25Q40CL
10.6 AC Electrical Characteristics
SPEC
DESCRIPTION
SYMBOL
ALT
fC
UNIT
MHz
MHz
MIN
TYP
MAX
Clock frequency for all instructions
except for Read Data (03h)
2.7V-3.6V VCC & Industrial Temperature
FR
FR
D.C.
104
Clock frequency for all instructions,
except Read Data (03h)
fC
D.C.
80
2.3V-2.7V VCC & Industrial Temperature
Clock frequency for Read Data instruction (03h)
2.7V-3.6V VCC & Industrial Temperature
fR
fR
D.C.
D.C.
4
50
33
MHz
MHz
ns
Clock frequency for Read Data instruction (03h)
2.3V-2.7V VCC & Industrial Temperature
Clock High, Low Time for all instructions
except Read Data (03h)
tCLH1,
tCLL1(1)
Clock High, Low Time
for Read Data (03h) instruction
tCRLH,
6
ns
tCRLL(1)
tCLCH(2)
Clock Rise Time peak to peak
Clock Fall Time peak to peak
0.1
0.1
V/ns
V/ns
tCHCL(2)
tSLCH
tCHSL
tDVCH
tCHDX
tCHSH
tSHCH
tSHSL1
/CS Active Setup Time relative to CLK
/CS Not Active Hold Time relative to CLK
Data In Setup Time
tCSS
5
5
ns
ns
ns
ns
ns
ns
ns
tDSU
tDH
2
Data In Hold Time
5
/CS Active Hold Time relative to CLK
/CS Not Active Setup Time relative to CLK
/CS Deselect Time (for Array Read Array Read)
5
5
tCSH
tCSH
50
/CS Deselect Time (for Erase/Program Read SR)
Volatile Status Register Write Time
100
50
tSHSL2
ns
ns
tSHQZ(2)
tCLQV1
tCLQV2
Output Disable Time
tDIS
7
Clock Low to Output Valid
tV1
tV2
8
8
ns
ns
Clock Low to Output Valid (for Read ID instructions)
Publication Release Date: July 28, 2017
Revision E
- 57 -
W25Q40CL
AC Electrical Characteristics (cont’d)
SPEC
DESCRIPTION
SYMBOL
ALT
UNIT
MIN
TYP
MAX
Output Hold Time
tCLQX
tHLCH
tCHHH
tHHCH
tCHHL
tHO
0
5
5
5
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
µs
µs
ms
/HOLD Active Setup Time relative to CLK
/HOLD Active Hold Time relative to CLK
/HOLD Not Active Setup Time relative to CLK
/HOLD Not Active Hold Time relative to CLK
/HOLD to Output Low-Z
5
(2)
tLZ
7
tHHQX
(2)
/HOLD to Output High-Z
tHZ
12
tHLQZ
(3)
Write Protect Setup Time Before /CS Low
Write Protect Hold Time After /CS High
/CS High to Power-down Mode
20
tWHSL
(3)
100
tSHWL
(2)
3
3
tDP
tRES1(2)
tRES2(2)
/CS High to Standby Mode without ID Read
/CS High to Standby Mode with ID Read
/CS High to next Instruction after Suspend
Write Status Register Time
1.8
20
15
(2)
tSUS
tW
10
Byte Program Time (First Byte) (4)
Additional Byte Program Time (After First Byte) (4)
Page Program Time
tBP1
tBP2
15
2.5
0.4
30
30
5
µs
µs
ms
ms
ms
ms
s
tPP
tSE
0.8
300
800
1,000
4
Sector Erase Time (4KB)
Block Erase Time (32KB)
tBE1
tBE2
tce
120
150
1
Block Erase Time (64KB)
Chip Erase Time
Notes:
1.
2.
3.
Clock high + Clock low must be less than or equal to 1/fC.
Value guaranteed by design and/or characterization, not 100% tested in production.
Only applicable as a constraint for a Write Status Register instruction when SRP0 bit is set to 1.
4.
For multiple bytes after first byte within a page, tBPN = tBP1 + tBP2 * N (typical) and tBPN = tBP1 + tBP2 * N (max), where N =
number of bytes programmed.
Publication Release Date: July 28, 2017
- 58 -
Revision E
W25Q40CL
10.7 Serial Output Timing
/CS
tCLH
CLK
tCLQV
tCLQX
tCLQV
tCLL
tSHQZ
tCLQX
IO
output
MSB OUT
LSB OUT
10.8 Serial Input Timing
/CS
tSHSL
tSHCH
tCHSL
tSLCH
tCHSH
CLK
tDVCH
tCHDX
tCLCH
tCHCL
IO
input
MSB IN
LSB IN
10.9 Hold Timing
/CS
tHLCH
tCHHL
tHHCH
CLK
tCHHH
/HOLD
tHLQZ
tHHQX
IO
output
IO
input
10.10 /WP Timing
/CS
tWHSL
/WP
tSHWL
CLK
IO
input
Write Status Register is allowed
Write Status Register is not allowed
Publication Release Date: July 28, 2017
Revision E
- 59 -
W25Q40CL
11. PACKAGE SPECIFICATION
11.1 8-Pin SOIC8 150-mil (Package Code SN)
c
8
5
E
H
E
L
1
4
θ
0.25
D
A
Y
e
SEATING PLANE
GAUGE PLANE
A1
b
MILLIMETERS
INCHES
SYMBOL
Min
1.35
0.10
0.33
0.19
3.80
4.80
Max
1.75
0.25
0.51
0.25
4.00
5.00
Min
Max
0.069
0.010
0.020
0.010
0.157
0.196
A
A1
b
0.053
0.004
0.013
0.008
0.150
0.188
c
E(3)
D(3)
e(2)
HE
1.27 BSC
0.050 BSC
5.80
-
6.20
0.10
1.27
10°
0.228
-
0.244
0.004
0.050
10°
Y(4)
L
0.40
0°
0.016
0°
∘
Notes:
1. Controlling dimensions: millimeters, unless otherwise specified.
2. BSC = Basic lead spacing between centers.
3. Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
4. Formed leads coplanarity with respect to seating plane shall be within 0.004 inches.
Publication Release Date: July 28, 2017
- 60 -
Revision E
W25Q40CL
11.2 8-Pin SOIC 208-mil (Package Code SS)
Publication Release Date: July 28, 2017
Revision E
- 61 -
W25Q40CL
11.3 8-Pad USON 2x3-mm (Package Code UX)
A
PIN
1
L
A
e
b
D
D
L
L
E2
C
E
y
Note: Exposed pad dimension D2 & E2 may be different by die size.
MILLIMETER
INCHES
SYMBOL
MIN
0.50
0.00
0.20
―
TYP.
0.55
0.02
0.25
0.15 REF
2.00
1.60
3.00
0.20
0.50
0.45
0.10
0.35
―
MAX
0.60
0.05
0.30
―
MIN
0.020
0.000
0.008
―
TYP.
0.022
0.001
0.010
0.006 REF
0.079
0.063
0.118
0.008
0.020
0.018
0.004
0.014
―
MAX
0.024
0.002
0.012
―
A
A1
b
C
D
1.90
1.55
2.90
0.15
―
2.10
1.65
3.10
0.25
―
0.075
0.061
0.114
0.006
―
0.083
0.065
0.122
0.010
―
D2
E
E2
e
L
0.40
―
0.50
―
0.016
―
0.020
―
L1
L3
y
0.30
0.00
0.40
0.075
0.012
0.000
0.016
0.003
Publication Release Date: July 28, 2017
Revision E
- 62 -
W25Q40CL
11.4 Ordering Information
W(1) 25Q 40C L xx
W
= Winbond
25Q
40C
=
=
SpiFlash Serial Flash Memory with 4KB sectors, Dual/Quad I/O
4M-bit
L
=
2.3V to 3.6V
SN
UX
=
8-pin SOIC 150-mil
SS
=
8-pin SOIC 208-mil
=
8-pad USON 2x3mm
I
=
Industrial (-40°C to +85°C)
(2,3)
G
P
=
Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb2O3)
Green Package with Status Register Power-Down & OTP enabled
=
=
G
Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb2O3)
Notes:
1.
2.
The “W” prefix is not included on the part marking.
Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape
T) or Tray (shape S), when placing orders.For shipments with OTP feature enabled, please specify when placing orders.
Publication Release Date: July 28, 2017
- 63 -
Revision E
W25Q40CL
11.5 Valid Part Numbers and Top Side Marking
The following table provides the valid part numbers for the W25Q40CL SpiFlash Memory. Please
contact Winbond for specific availability by density and package type. Winbond SpiFlash memories use
an 12-digit Product Number for ordering. However, due to limited space, the Top Side Marking on all
packages use an abbreviated 10-digit number.
PACKAGE TYPE
DENSITY
4M-bit
PRODUCT NUMBER
W25Q40CLSNIG
W25Q40CLSSIG
W25Q40CLUXIG
TOP SIDE MARKING
25Q40CLNIG
SN
SOIC-8 150mil
SS
4M-bit
25Q40CLSIG
SOIC-8 208mil
UX(2)
4Jxxx
0Gxxxx
4M-bit
USON-8 2X3mm
1. USON package type UX has special top marking due to size limitation.
4 = 4Mb, J = W25Q C series; 2.5V; 0 = Standard parts, G = Green
Publication Release Date: July 28, 2017
Revision E
- 64 -
W25Q40CL
12. REVISION HISTORY
VERSION
DATE
PAGE
DESCRIPTION
New Create Datasheet
A
2012/06/28
All
P.4.5.6.7
P.61
Add USON package information
P.63
B
2012/08/27
Add power on-off time sequence
P.54
Update tPUW min and Remove tPUW max
P. 57
All
Correct FR parameter typo
C
D
2013/07/08
2013/08/13
Add SOIC-208mil package information
5
Modify the package from WSON to USON
Modify the typo of LB3-LB0
Modify absolute maximum ratings
Modify Top side marking
13
53
64
D1
E
2014/10/31
2017/07/28
62
64
Modify USON 2X3 information
Updated order information
Trademarks
Winbond and SpiFlash are trademarks of Winbond Electronics Corporation.
All other marks are the property of their respective owner.
Important Notice
Winbond products are not designed, intended, authorized or warranted for use as components in
systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or
spaceship instruments, transportation instruments, traffic signal instruments, combustion control
instruments, or for other applications intended to support or sustain life. Further more, Winbond products
are not intended for applications wherein failure of Winbond products could result or lead to a situation
wherein personal injury, death or severe property or environmental damage could occur.
Winbond customers using or selling these products for use in such applications do so at their own risk
and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.
Publication Release Date: July 28, 2017
- 65 -
Revision E
相关型号：
©2020 ICPDF网 联系我们和版权申明