MPQ8632 HIGH EFFICIENCY 18V SYNCHRONOUS STEP-DOWN CONVERTER FAMILY FOR 4A TO 20A
limit during SS. Use a minimum value of 4.7nF if
the output capacitance value exceeds 330μF.
An internal zener diode on the EN pin clamps the
EN pin voltage to prevent run away. The
maximum pull up current assuming the worst
case 6V for the internal zener clamp should be
less than 1mA.
Pre-Bias Startup
The MPQ8632 has been designed for monotonic
startup into pre-biased loads. If the output is pre-
biased to a certain voltage during startup, the IC
will disable switching for both high-side and low-
side switches until the voltage on the soft-start
capacitor exceeds the sensed output voltage at
the FB pin.
Therefore, when driving EN with an external logic
signal, use an EN voltage less than 6V. When
connecting EN to IN through a pull-up resistor or
a resistive voltage divider, select a resistance
that ensures a maximum pull-up current less than
1mA.
Power Good (PG)
If using a resistive voltage divider and VIN
exceeds 6V, then the minimum resistance for the
pull-up resistor RUP should meet:
The MPQ8632 has a power-good (PG) output.
The PG pin is the open drain of a MOSFET.
Connect it to VCC or some other voltage source
that measures less than 5.5V through a pull-up
resistor (typically 100kꢀ). Recommend a 10nF
capacitor from PG to GND when the PG pull up
resistor is <100kꢀ. After applying the input
voltage, the MOSFET turns on so that the PG pin
is pulled to GND before the SS is ready. After the
FB voltage reaches 90% of the REF voltage, the
PG pin is pulled high after a 2.5ms delay.
V 6V
6V
IN
(12)
1mA
RUP
RDOWN
With only RUP (the pull-down resistor, RDOWN, is
not connected), then the VCC UVLO threshold
determines VIN-START, so the minimum resistor
value is:
V 6V
IN
1mA
(13)
When the FB voltage drops to 80% of the REF
voltage or exceeds 120% of the nominal REF
voltage, the PG pin is pulled low.
RUP
()
A typical pull-up resistor is 100kꢀ.
If the input supply fails to power the MPQ8632,
the PG pin is also pulled low even though this pin
is tied to an external DC source through a pull-up
resistor (typically 100kꢀ).
External VCC bias
An external 5V VCC bias can disable the internal
LDO, in this case, Vin can be as low as 2.5V.
Soft Start
Over-Current Protection (OCP)
The MPQ8632 employs a soft start (SS)
mechanism to ensure a smooth output during
power-up. When the EN pin goes high, an
internal current source (20μA) charges the SS
capacitor. The SS capacitor voltage takes over
the REF voltage to the PWM comparator. The
output voltage smoothly ramps up with the SS
voltage. Once the SS voltage reaches the REF
voltage, it continues ramping up while VREF takes
over the PWM comparator. At this point, soft start
finishes and the device enters steady state
operation.
The MPQ8632 features three current limit levels
for over-current conditions: high-side peak
current limit, low-side valley current limit and low-
side negative current limit.
However, the OCP operation mechanism of
MPQ8632GL-10 is different from other parts in
this family.
For MPQ8632GLE-10:
High-Side Peak Current Limit: The part has a
cycle-by-cycle over-current limiting function. The
device monitors the inductor current during the
HS-FET ON state. When the sensed inductor
current hits the peak current limit, the output
over-current comparator goes high, the device
enters OCP mode immediately and turns off the
HS-FET and turns on the LS-FET.
Determine the SS capacitor value as follows:
TSS ms I A
SS
(14)
CSS nF
VREF
V
If the output capacitors are large, then avoid
setting a short SS time or risk hitting the current
MPQ8632 Rev.1.27
7/3/2018
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2018 MPS. All Rights Reserved.
23