NCP3418, NCP3418A
APPLICATIONS INFORMATION
Theory of Operation
threshold, DRVL will go high after a propagation delay
(t ), turning the low−side MOSFET on. However, if
The NCP3418 and NCP3418A are single phase MOSFET
drivers optimized for driving two N−channel MOSFETs in
a synchronous buck converter topology. The NCP3418
features an internal diode, while the NCP3418A requires an
external BST diode for the floating top gate driver. A single
PWM input signal is all that is required to properly drive the
high−side and the low−side MOSFETs. Each driver is
capable of driving a 3.3 nF load at frequencies up to 500 kHz.
pdhDRVL
SW does not fall below 4.0 V in 300 ns, the safety timer
circuit will override the normal control scheme and drive
DRVL high. This will help insure that if the high−side
MOSFET fails to turn off it will not produce an over−voltage
at the output.
Similarly, to prevent cross conduction during the
low−side MOSFET’s turn−off and the high−side
MOSFET’s turn−on, the overlap circuit monitors the voltage
at the gate of the low−side MOSFET through the DRVL pin.
When the PWM signal goes high, DRVL will go low after
Low−Side Driver
The low−side driver is designed to drive
ground−referenced low R N−Channel MOSFET. The
voltage rail for the low−side driver is internally connected to
a
DS(on)
a propagation delay (t
), turning the low−side
pdlDRVL
MOSFET off. However, before the high−side MOSFET can
turn on, the overlap protection circuit waits for the voltage
at DRVL to drop below 1.5 V. Once this has occurred, DRVH
the V supply and PGND.
CC
When the NCP3418 is enabled, the low−side driver’s
output is 180_ out of phase with the PWM input. When the
device is disabled, the low−side gate is held low.
will go high after a propagation delay (t ), turning
pdhDRVH
the high−side MOSFET on.
High−Side Driver
The high−side driver is designed to drive a floating low
Application Information
Supply Capacitor Selection
R
DS(on)
N−channel MOSFET. The bias voltage for the high
For the supply input (V ) of the NCP3418, a local bypass
CC
side driver is developed by a bootstrap circuit referenced to
SW. The bootstrap capacitor should be connected between
the BST and SW pins.
The bootstrap circuit comprises an internal or external
diode, D1 (in which the anode is connected to V ), and an
capacitor is recommended to reduce noise and supply peak
currents during operation. Use a 1.0 to 4.7 mF, low ESR
capacitor. Multilayer ceramic chip (MLCC) capacitors
provide the best combination of low ESR and small size.
CC
Keep the ceramic capacitor as close as possible to the V
and PGND pins.
CC
external bootstrap capacitor, C . When the NCP3418 is
starting up, the SW pin is at ground, so the bootstrap capacitor
BST
Bootstrap Circuit
will charge up to V through D1. When the PWM input goes
CC
The bootstrap circuit uses a charge storage capacitor
high, the high−side driver will begin to turn on the high−side
MOSFET by pulling charge out of C . As the high−side
(C ) and the internal (or an external) diode. Selection of
BST
BST
MOSFET turns on, the SW pin will rise to V , forcing the
these components can be done after the high−side MOSFET
has been chosen.
IN
BST pin to V + V , which is enough gate−to−source
IN
CC
voltage to hold the MOSFET on. To complete the cycle, the
high−side MOSFET is switched off by pulling the gate down
to the voltage at the SW pin. When low−side MOSFET turns
on, the SW pin is held at ground. This allows the bootstrap
The bootstrap capacitor must have a voltage rating that is
able to withstand twice the maximum supply voltage. A
minimum 50 V rating is recommended. The capacitance is
determined using the following equation:
capacitor to charge up to V again.
CC
Q
GATE
DV
C
+
(eq. 1)
BST
The high−side driver’s output is in phase with the PWM input.
When the device is disabled, the high side gate is held low.
BST
where Q
is the total gate charge of the high−side
GATE
Safety Timer and Overlap Protection Circuit
MOSFET, and DV
is the voltage droop allowed on the
BST
The overlap protection circuit prevents both the high−side
MOSFET and the low−side MOSFET from being on at the
same time, and minimizes the associated off times. This will
reduce power losses in the switching elements. The overlap
protection circuit accomplishes this by controlling the delay
from turning off the high−side MOSFET to turning on the
low−side MOSFET.
To prevent cross conduction during the high−side
MOSFET’s turn−off and the low−side MOSFET’s turn−on,
the overlap circuit monitors the voltage at the SW pin. When
the PWM input signal goes low, DRVH will go low after a
high−side MOSFET drive. For example, a NTD60N03 has
a total gate charge of about 30 nC. For an allowed droop of
300 mV, the required bootstrap capacitance is 100 nF. A
good quality ceramic capacitor should be used.
If an external Schottky diode will be used for bootstrap,
it must be rated to withstand the maximum supply voltage
plus any peak ringing voltages that may be present on SW.
The average forward current can be estimated by:
I
+ Q
f
GATE MAX
(eq. 2)
F(AVG)
where f
is the maximum switching frequency of the
MAX
propagation delay (t ), turning the high−side
pdlDRVH
controller. The peak surge current rating should be checked
in−circuit, since this is dependent on the source impedance
MOSFET off. However, before the low−side MOSFET can
turn on, the overlap protection circuit waits for the voltage at
the SW pin to fall below 4.0 V. Once SW falls below the 4.0 V
of the 12 V supply and the ESR of C
BST.
http://onsemi.com
7
5V 过电压保护回路电路解析：复杂原理源于简单设计
先进封装：台积电、英特尔、三星等大厂的新战场
探秘台积电 SoW：从起源到应用的深度剖析
英特尔战略调整：舍弃 18A，全力进军 1.4nm 制程
概述
规格参数
数据手册
