PI74FCT16P50I17/146F25C01T/11662H505011TT
18-BIT REGISTEPRIE7D4TFRCATNS1C6E2I5V0E1RTS
PI74FCT162H501T
Fast CMOS 18-Bit
Registered Transceivers
ProductFeatures
CommonFeatures:
Product Description
Pericom Semiconductor’s PI74FCT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
• PI74FCT16501T,PI74FCT162501T,andPI74FCT162H501T
are high-speed,
low power devices with high current drive.
ThePI74FCT16501T,PI74FCT162501T,andPI74FCT162H501T
are 18-bit are registered bus transceivers designed with D-type
latches and flip-flops to allow data flow in transparent, latched, and
clocked modes. The Output Enable (OEAB and OEBA, Latch
Enable (LEAB and LEBA) and Clock (CLKAB and CLKBA)
inputs control the data flow in each direction. When LEAB is
HIGH, the device operates in transparent mode for A-to-B data
flow. When LEAB is LOW, the A data is latched if CLKAB is held
at a HIGH or LOW logic level. The A bus data is stored in the latch/
flip-flopontheLOW-to-HIGHtransitionofCLKAB,ifLEABisLOW.
OEABperformstheoutputenablefunctionontheBport. Dataflow
from B port to A port is similar using OEBA, LEBA and CLKBA.
These high-speed, low power devices offer a flow-through
organization for ease of board layout.
• VCC =5V±10%
• Hysteresis on all inputs
• Packages available
–56-pin240milwideplasticTSSOP(A)
–56-pin300milwideplasticSSOP(V)
PI74FCT16501TFeatures
• High output drive: IOH = –32 mA; IOL = 64 mA
• Power off disable outputs permit “live insertion”
• Typical VOLP (Output Ground Bounce) < 1.0V
atVCC =5V,TA =25°C
PI74FCT162501TFeatures
ThePI74FCT16501ToutputbuffersaredesignedwithaPower-Off
disable allowing "live insertion" of boards when used as backplane
drivers.
• Balanced output drivers: ±24 mA
• Reduced system switching noise
• Typical VOLP (Output Ground Bounce) < 0.6V
atVCC =5V,TA =25°C
The PI74FCT162501T has ±24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
PI74FCT162H501TFeatures
• Bus Hold retains last active bus state during 3-state
• Eliminates the need for external pull-up resistors
The PI74FCT162H501T has “Bus Hold” which retains the input’s
last state whenever the input goes to high-impedance preventing
“floating”inputsandeliminatingtheneedforpull-up/downresistors.
Logic Block Diagram
OEAB
CLKBA
LEBA
OEBA
CLKAB
LEAB
C
C
B
1
A
1
D
D
C
D
C
D
TO 17 OTHER CHANNELS
PS2035A 03/11/96
1