转到网站首页
转为中文步骤：
1、请用电脑端360浏览器打开本页地址，如您电脑未安装360浏览器，请点这里下载;
2、点击360浏览器右上角的翻译插件，如右图红圈中所示:
3、点击所弹出窗口里的右下角的按钮 “翻译当前网页”;
4、弹窗提示翻译完毕后关闭弹窗即可；
November 2003  
rev 1.1  
ASM3P2182A  
LCD Panel EMI Reduction IC  
Features  
ƒ
ƒ
ƒ
FCC approved method of EMI attenuation.  
Provides up to 15dB EMI reduction.  
Generates a 1X low EMI spread spectrum clock of  
the input frequency.  
Input frequency range: 25MHz to 210 MHz.  
Internal loop filter minimizes external components  
and board space.  
The ASM3P2182A reduces electromagnetic interference  
(EMI) at the clock source, allowing system wide reduction  
of EMI of down stream clock and data dependent  
signals. The ASM3P2182A allows significant system cost  
savings by reducing the number of circuit board layers  
ferrite beads, shielding and other passive components  
that are traditionally required to pass EMI regulations.  
ƒ
ƒ
ƒ
ƒ
Center spread.  
4 spread frequency deviation selections: ± 0.13%  
to ± 1.24%.  
The ASM3P2182A uses the most efficient and optimized  
modulation profile approved by the FCC and is  
implemented in a proprietary all digital method.  
ƒ
ƒ
ƒ
ƒ
ƒ
Low inherent cycle-to-cycle jitter.  
3.3V operating voltage range.  
TTL or CMOS compatible inputs and outputs.  
Low power CMOS design.  
Supports notebook VGA and other LCD timing  
controller applications.  
Products are available for industrial temperature  
range.  
The ASM3P2182A modulates the output of a single PLL  
in order to “spread” the bandwidth of a synthesized clock,  
and more importantly, decreases the peak amplitudes of  
its harmonics. This results in significantly lower system  
EMI compared to the typical narrow band signal produced  
by oscillators and most frequency generators. Lowering  
EMI by increasing a signal’s bandwidth is called ‘spread  
spectrum clock generation’.  
ƒ
ƒ
Available in 8-pin SOIC and TSSOP.  
Product Description  
The ASM3P2182A is  
a versatile spread spectrum  
frequency modulator designed specifically for a wide  
range of input clock frequencies from 25MHz to 210MHz.  
(Refer Input Frequency and Modulation Rate Table). The  
ASM3P2182A can generate an EMI reduced clock from  
an OSC or a system generated clock. The ASM3P2182A  
offers a Center Spread clock and with a percentage  
deviation from ± 0.13% or ± 1.24%.  
Applications  
The ASM3P2182A is targeted towards EMI management  
for memory and LVDS interfaces in mobile graphic  
chipsets and high-speed digital applications such as PC  
peripheral devices, consumer electronics, and embedded  
controller systems.  
VDD  
S0, S1  
FS0 FS1  
Block Diagram  
PLL  
Modulation  
XIN  
Crystal  
Oscillator  
Frequency  
Divider  
Output  
Phase  
Loop  
Filter  
VCO  
Divider  
Detector  
Feedback  
Divider  
MODOUT  
VSS  
Alliance Semiconductor  
2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
Pin Configuration  
1
2
3
4
8
7
6
5
FS1  
XIN  
GND  
S1  
FS0  
ASM3P2182A  
VDD  
ModOUT  
S0  
Pin Description  
Pin#  
1
Pin Name  
XIN  
Type  
Description  
Connect to externally generated clock signal.  
I
2
GND  
P
Ground to entire chip.  
Spread range select. Digital logic input used to select frequency deviation  
(Refer Spread Deviation Table). This pin has an internal pull-up resistor.  
Spread range select. Digital logic input used to select frequency deviation  
(Refer Spread Deviation Table). This pin has an internal pull-up resistor.  
3
4
S1  
S0  
I
I
5
6
MODOUT  
VDD  
O
P
Spread spectrum low EMI output.  
Power supply for the entire chip (3.3V).  
Frequency range select. Digital logic input used to select frequency range  
(Refer Input Frequency and Modulation Rate Table). This pin has an internal  
pull-up resistor.  
Frequency range select. Digital logic input used to select frequency range  
(Refer Input Frequency and Modulation Rate Table). This pin has an internal  
pull-up resistor.  
7
8
FS0  
FS1  
I
I
Input Frequency and Modulation Rate Table  
FS1 (pin 8)  
FS0 (pin 7)  
Frequency Range  
25MHz to 50MHz  
0
0
0
1
1
1
0
1
50MHz to 103 MHz  
75MHz to 150MHz  
160MHz to 210MHz  
Spread Deviation Selection Table  
S1 (pin 3)  
S0 (pin 4)  
Spread Deviation (%)  
0
0
1
1
0
1
0
1
± 0.13  
± 0.41  
± 0.66  
± 1.24  
LCD Panel EMI Reduction IC  
2 of 7  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
Absolute Maximum Ratings  
Symbol  
Parameter  
Rating  
-0.5 to + 7.0  
-65 to +125  
0 to 70  
Unit  
V
°C  
°C  
VDD, VIN  
TSTG  
TA  
Voltage on any pin with respect to GND  
Storage temperature  
Operating temperature  
Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum  
ratings for extended periods may affect device reliability.  
DC Electrical Characteristics  
Symbol  
Parameter  
Min  
Typ  
Max  
Unit  
VIL  
VIH  
IIL  
Input low voltage  
Input high voltage  
Input low current  
Input high current  
GND – 0.3  
-
-
-
-
-
-
0.8  
V
V
2.0  
VDD + 0.3  
-
-
-35  
35  
0.4  
-
µA  
µA  
V
IIH  
VOL  
VOH  
Output low voltage (VDD = 3.3V, IOL = 20mA)  
Output high voltage (VDD = 3.3V, IOH = 20mA)  
-
2.5  
V
Dynamic supply current  
Normal mode (3.3V and 10pF loading)  
Static supply current  
ICC  
IDD  
8.46  
12  
17.78  
mA  
mA  
0.6  
Standby mode  
VDD  
tON  
Operating voltage  
2.7  
3.3  
0.18  
50  
3.7  
V
mS  
Ω
Power up time (first locked clock cycle after power up)  
Clock out impedance  
-
-
-
-
ZOUT  
LCD Panel EMI Reduction IC  
3 of 7  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
AC Electrical Characteristics  
Symbol  
Parameter  
Min Typ Max Unit  
XIN  
Input frequency  
25  
25  
-
-
210 MHz  
210 MHz  
ModOUT  
tLH*  
tHL*  
Output frequency  
Output rise time (measured at 0.8V to 2.0V)  
Output fall time (measured at 2.0V to 0.8V)  
Jitter (cycle to cycle)  
1.2 1.32 1.4  
ns  
ns  
ps  
%
0.8  
-
0.9  
-
1.0  
360  
55  
tJC  
TD  
Output duty cycle  
45  
50  
tLH and tHL are measured into a capacitive load of 15pF  
LCD Panel EMI Reduction IC  
4 of 7  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
Package Information  
8-Pin SOIC  
H
E
D
A2  
A
C
θ
e
A1  
L
B
Symbol Dimensions in inches Dimensions in millimeters  
Min  
Max  
0.071  
0.010  
0.069  
0.020  
0.01  
Min  
1.45  
0.10  
1.35  
0.31  
0.10  
4.72  
3.75  
Max  
1.80  
0.25  
1.75  
0.51  
0.25  
5.12  
4.15  
A
A1  
A2  
B
0.057  
0.004  
0.053  
0.012  
0.004  
0.186  
0.148  
C
D
0.202  
0.164  
E
e
0.050 BSC  
1.27 BSC  
H
0.224  
0.012  
0°  
0.248  
0.028  
8°  
5.70  
0.30  
0°  
6.30  
0.70  
8°  
L
LCD Panel EMI Reduction IC  
5 of 7  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
8-Pin TSSOP  
H
E
D
A2  
A
C
θ
e
A1  
L
B
Dimensions  
in millimeters  
Dimensions  
in inches  
Symbol  
Min  
Max  
Min  
Max  
1.10  
0.15  
1.05  
0.30  
0.20  
3.10  
4.50  
A
A1  
A2  
B
0.047  
0.002  
0.031  
0.007  
0.004  
0.114  
0.169  
0.006  
0.041  
0.012  
0.008  
0.122  
0.177  
0.05  
0.80  
0.19  
0.09  
2.90  
4.30  
C
D
E
e
0.026 BSC  
0.65 BSC  
H
L
0.244  
0.018  
0°  
0.260  
0.030  
8°  
6.20  
0.45  
0°  
6.60  
0.75  
8°  
θ
Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.  
LCD Panel EMI Reduction IC  
6 of 7  
Notice: The information in this document is subject to change without notice.  
ASM3P2182A  
Alliance Semiconductor Corporation  
2575, Augustine Drive,  
Santa Clara, CA 95054  
Tel# 408-855-4900  
Copyright © Alliance Semiconductor  
All Rights Reserved  
Preliminary Information  
Part Number: ASM3P2182A  
Document Version: v1.1  
Fax: 408-855-4999  
www.alsc.com  
Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003  
© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are  
trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their  
respective companies. Alliance reserves the right to make changes to this document and its products at any time without  
notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein  
represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this  
data at any time, without notice. If the product described herein is under development, significant changes to these  
specifications are possible. The information in this product data sheet is intended to be general descriptive information for  
potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or  
customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product  
described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products  
including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual  
property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance).  
All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of  
products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any  
other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical  
components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant  
injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer  
assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.  
LCD Panel EMI Reduction IC  
7 of 7  
Notice: The information in this document is subject to change without notice.