November 1988
Revised November 1999
74AC240 • 74ACT240
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
Features
The AC/ACT240 is an octal buffer and line driver designed
to be employed as a memory address driver, clock driver
and bus oriented transmitter or receiver which provides
improved PC board density.
■ ICC and IOZ reduced by 50%
■ Inverting 3-STATE outputs drive bus lines or buffer
memory address registers
■ Outputs source/sink 24 mA
■ ACT240 has TTL-compatible inputs
Ordering Code:
Order Number Package Number
Package Description
74AC240SC
74AC240SJ
M20B
M20D
MTC20
N20A
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC240MTC
74AC240PC
74ACT240SC
74ACT240SJ
74ACT240MTC
74ACT240PC
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
M20B
M20D
MTC20
N20A
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
IEEE/IEC
Pin Names
Description
OE1, OE2
I0–I7
3-STATE Output Enable Inputs
Inputs
O0–O7
Outputs
Truth Tables
Inputs
OE1
Outputs
In
(Pins 12, 14, 16, 18)
L
L
L
H
X
H
L
H
Z
Connection Diagram
Inputs
OE2
Outputs
In
(Pins 3, 5, 7, 9)
L
L
L
H
X
H
L
H
Z
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
FACT is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
DS009941
www.fairchildsemi.com