转到网站首页
转为中文步骤：
1、请用电脑端360浏览器打开本页地址，如您电脑未安装360浏览器，请点这里下载;
2、点击360浏览器右上角的翻译插件，如右图红圈中所示:
3、点击所弹出窗口里的右下角的按钮 “翻译当前网页”;
4、弹窗提示翻译完毕后关闭弹窗即可；
Features  
• 8-Bit Multiplexed Addresses/Outputs  
• Fast Read Access Time - 90 ns  
• Dual Voltage Range Operation  
– Low-Voltage Power Supply Range, 3.0V to 3.6V, or  
– Standard 5V ± 10% Supply Range  
• Low Power CMOS Operation  
– 20 µA max. Standby for ALE = VIH and VCC = 3.6V  
– 29 mW max. Active at 5 MHz for VCC = 3.6V  
• 20-Lead TSSOP Package  
• High Reliability CMOS Technology  
– 2,000V ESD Protection  
512K (64K x 8)  
Multiplexed  
Addresses/  
Outputs  
– 200 mA Latchup Immunity  
• Rapid™ Programming Algorithm - 50 µs/byte (typical)  
• CMOS and TTL Compatible Inputs and Outputs  
– JEDEC Standard for LVTTL  
• Integrated Product Identification Code  
• Commercial and Industrial Temperature Range  
Low Voltage  
OTP EPROM  
Description  
The AT27LV520 is a low-power, high-performance 524,288-bit one-time programma-  
ble read only memory (OTP EPROM) organized 64K by 8 bits. It incorporates latches  
for the 8 lower order address bits to multiplex with the 8 data bits. This minimizes sys-  
tem chip count, reduces cost, and simplifies the design of multiplexed bus systems. It  
requires only one power supply in the range of 3.0V to 3.6V for normal read mode  
operation, making it ideal for fast, portable systems using battery power. Any byte can  
be accessed in less than 90 ns.  
AT27LV520  
The AT27LV520 is available in 173 mil, 20-pin TSSOP, 300 mil, 20-pin SOIC and 28-  
pin TSOP, one-time programmable (OTP) plastic packages.  
(continued)  
Pin Configurations  
TSSOP Top View  
Pin Name Function  
A10  
A12  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
A8  
A8 - A15  
Addresses  
AD1  
AD3  
AD5  
AD7  
GND  
AD6  
AD4  
AD2  
AD0  
A14  
AD0 - AD7 Addresses/Outputs  
ALE  
VCC  
OE/VPP  
A15  
OE /VPP  
ALE  
Output Enable/VPP  
A13  
Address Latch Enable  
A11  
A9  
TSOP Top View  
A10  
NC  
22  
23  
24  
25  
26  
27  
21  
A8  
SOIC Top View  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
10  
9
NC  
NC  
NC  
A12  
A14  
ALE  
VCC  
OE/VPP  
A15  
A13  
A11  
NC  
AD1  
AD3  
AD5  
AD7  
GND  
AD6  
AD4  
AD2  
NC  
OE/VPP  
A15  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
VCC  
ALE  
A14  
A12  
A10  
A8  
A13  
28  
1
A11  
A9  
2
3
4
5
6
7
AD0  
AD2  
AD4  
AD6  
GND  
AD1  
AD3  
AD5  
AD7  
NC  
NC  
A9  
8
AD0  
Rev. 0911B-B–01/98  
Atmel’s innovative design techniques provide fast speeds  
that rival 5V parts while keeping the low power consump-  
tion of a 3.3V supply. At VCC = 3.0V, any byte can be  
accessed in less than 90 ns. With a typical power dissipa-  
tion of only 18 mW at 5 MHz and VCC = 3.3V, the  
AT27LV520 consumes less than one fifth the power of a  
standard 5V EPROM. Standby mode is acheived by assert-  
ing ALE high. Standby mode supply current is typically less  
than 1 µA at 3.3V.  
manufacturer. This feature is used by industry standard  
programming equipment to select the proper programming  
algorithms and voltages. The AT27LV520 programs exactly  
the same way as a standard 5V AT27C520 and uses the  
same programming equipment.  
System Considerations  
Switching under active conditions may produce transient  
voltage excursions. Unless accommodated by the system  
design, these transients may exceed data sheet limits,  
resulting in device non-conformance. At a minimum, a 0.1  
µF high frequency, low inherent inductance, ceramic  
capacitor should be utilized for each device. This capacitor  
should be connected between the VCC and Ground termi-  
nals of the device, as close to the device as possible. Addi-  
tionally, to stabilize the supply voltage level on printed cir-  
cuit boards with large EPROM arrays, a 4.7 µF bulk elec-  
trolytic capacitor should be utilized, again connected  
between the VCC and Ground terminals. This capacitor  
should be positioned as close as possible to the point  
where the power supply is connected to the array.  
The AT27LV520 operating with VCC at 3.0V produces TTL  
level outputs that are compatible with standard TTL logic  
devices operating at VCC = 5.0V. The device is also capa-  
ble of standard 5-volt operation making it ideally suited for  
dual supply range systems or card products that are plug-  
gable in both 3-volt and 5-volt hosts.  
Atmel’s AT27LV520 has additional features to ensure high  
quality and efficient production use. The Rapid™ Program-  
ming Algorithm reduces the time required to program the  
part and guarantees reliable programming. Programing  
time is typically only 50 µs/byte. The Integrated Product  
Identification Code electronically identifies the device and  
Block Diagram  
VCC  
8
GND  
OE/VPP  
ALE  
OE, ALE, AND  
OUTPUT  
PROGRAM LOGIC  
BUFFERS  
Y DECODER  
Y-GATING  
AD7 - AD0  
A15 - A8  
X DECODER  
CELL MATRIX  
8
IDENTIFICATION  
AT27LV520  
2
AT27LV520  
Absolute Maximum Ratings*  
*NOTICE:  
Stresses beyond those listed under “Absolute  
Maximum Ratings” may cause permanent dam-  
age to the device. This is a stress rating only and  
functional operation of the device at these or any  
other conditions beyond those indicated in the  
operational sections of this specification is not  
implied. Exposure to absolute maximum rating  
conditions for extended periods may affect device  
reliability.  
Temperature Under Bias................................ -55°C to +125°C  
Storage Temperature..................................... -65°C to +150°C  
Voltage on Any Pin with  
Respect to Ground ........................................ -2.0V to +7.0V(1)  
Voltage on A9 with  
Respect to Ground ..................................... -2.0V to +14.0V(1)  
Note:  
1. Minimum voltage is -0.6V DC which may under-  
shoot to -2.0V for pulses of less than 20 ns. Max-  
VPP Supply Voltage with  
imum output pin voltage is V  
which may overshoot to +7.0V for pulses of less  
than 20 ns.  
+ 0.75V DC  
Respect to Ground ...................................... -2.0V to +14.0V(1)  
CC  
Operating Modes  
Mode/Pin  
ALE  
OE/VPP  
A8 - A15  
AD0 - AD7  
DOUT  
Read(2)  
VIL  
VIL/VIH  
VIH  
VIL  
VIH  
VIH  
VIH  
VPP  
Ai  
X(1)  
Ai  
Output Disable(2)  
High Z/A0 - A7  
A0 - A7  
Standby  
Address Latch Enable(2)  
Rapid Program(3)  
VIH  
X
A0 - A7  
VIH  
Ai  
DIN  
(5)  
A9 = VH  
Product Identification(4)  
VIL  
VIL  
A8 = VIH or VIL  
A10 - A15 = VIL  
Identification Code  
Notes: 1. X can be V or V  
IL  
IH.  
2. Read, output disable, and standby modes require 3.0V ≤ VCC ≤ 3.6V, or 4.5V ≤ VCC ≤ 5.5V.  
3. Refer to Programming Characteristics.  
4. V = 12.0 ± 0.5V.  
H
5. Two identifier bytes may be selected. All A8 - A15 inputs are held low (V ), except A9 which is set to V and A8 which is tog-  
IL  
H
gled low (V ) to select the Manufacturer’s Identification byte and high (V ) to select the Device Code byte.  
IL  
IH  
3
DC and AC Operating Conditions for Read Operation  
AT27LV520-90  
Com.  
Ind.  
0°C - 70°C  
-40°C - +85°C  
3.0V to 3.6V  
5V ± 10%  
Operating Temp. (Case)  
V
Supply  
CC  
DC and Operating Characteristics for Read Operation  
Symbol  
Parameter  
Condition  
Min  
Max  
Units  
VCC = 3.0V to 3.6V  
I
I
I
I
Input Load Current  
V
= 0V to V  
CC  
±1  
±5  
20  
8
µA  
µA  
µA  
mA  
V
LI  
IN  
Output Leakage Current  
V
= 0V to V  
LO  
SB  
CC  
OUT CC  
(1)  
V
V
Standby Current  
Active Current  
ALE = V ± 0.3V; Ai, ADi = GND/V ± 0.3V  
CC CC  
CC  
CC  
f = 5 MHz, I  
= 0 mA, ALE = V  
IL  
OUT  
V
V
V
V
V
Input Low Voltage  
Input High Voltage  
Output Low Voltage  
Output High Voltage  
-0.6  
2.0  
0.8  
IL  
V
+ 0.5  
V
IH  
CC  
I
I
= 2.0 mA  
0.4  
V
OL  
OH  
CC  
OL  
= -2.0 mA  
2.4  
V
OH  
= 4.5V to 5.5V  
I
I
I
I
Input Load Current  
V
= 0V to V  
CC  
±1  
±5  
µA  
µA  
µA  
mA  
V
LI  
IN  
Output Leakage Current  
V
= 0V to V  
LO  
SB  
CC  
OUT CC  
(1)  
V
V
Standby Current  
Active Current  
ALE = V ± 0.3V; Ai, ADi = GND/V ± 0.3V  
100  
20  
CC  
CC  
CC  
CC  
f = 5 MHz, I  
= 0 mA, ALE = V  
IL  
OUT  
V
V
V
V
Input Low Voltage  
Input High Voltage  
Output Low Voltage  
Output High Voltage  
-0.6  
2.0  
0.8  
IL  
V
+ 0.5  
V
IH  
CC  
I
I
= 2.1 mA  
0.4  
V
OL  
OL  
= -400 µA  
2.4  
OH  
OH  
Note:  
VCC standby current will be slightly higher with ALE, Ai, and ADi at TTL levels.  
AC Characteristics for Read Operation  
VCC = 3.0V to 3.6V and 4.5V to 5.5V  
AT27LV520-90  
Symbol  
Parameter  
Condition  
Min  
Max  
Units  
ns  
(3)  
t
t
t
t
t
t
t
t
Address to Output Delay  
Address Latch Enable Low to Output Delay  
Address Setup Time  
ALE = OE/V = V  
IL  
90  
70  
ACC  
CE  
PP  
Address Valid  
ns  
OE/V  
OE/V  
OE/V  
= V  
= V  
= V  
15  
15  
45  
ns  
AS  
PP  
PP  
PP  
IH  
IH  
IH  
Address Hold Time  
ns  
AH  
ALE  
Address Latch Enable Width  
ns  
(3)  
OE  
OE/V to Output Delay  
ALE = V  
ALE = V  
ALE = V  
35  
25  
ns  
PP  
IL  
(4)(5)  
OE/V High to Output Float  
ns  
DF  
PP  
IL  
IL  
Output Hold from Address or OE/V , whichever occurred first  
0
ns  
OH  
PP  
Notes: 2, 3, 4 — see AC Waveforms for Read Operation  
AT27LV520  
4
AT27LV520  
(1)  
AC Waveforms for Read Operation  
tALE  
ALE  
tCE  
OE/VPP  
tDF  
tOH  
tAS  
tAH  
tOE  
AD7 - AD0  
ADDRESS IN  
DATA OUT  
tACC  
A15 - A8  
Notes: 1. Timing measurement reference levels for all speed grades are V = 0.8V and V  
OL  
= 2.0V. Input AC drive levels are V  
=
IL  
OH  
0.45V and V = 2.4V.  
IH  
2. OE/VPP may be delayed up to tCE - tOE after the address is valid without impact on tCE  
.
3. OE/V may be delayed up to t  
- t  
after the address is valid without impact on t  
.
ACC  
PP  
ACC OE  
4. This parameter is only sampled and is not 100% tested.  
5. Output float is defined as the point when data is no longer driven.  
Input Test Waveforms and Measurement Levels  
Output Test Load  
tR, tF < 20 ns (10% to 90%)  
Note:  
CL = 100 pF including jig  
capacitance.  
(Note:)  
Pin Capacitance  
(f = 1 MHz, T = 25°C)  
Typ  
4
Max  
6
Units  
pF  
Conditions  
VIN = 0V  
CIN  
COUT  
8
12  
pF  
VOUT = 0V  
Note:  
Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.  
5
Programming Waveforms  
PROGRAM  
READ (VERIFY)  
6.5V  
VCC  
5.0V  
tVCS  
13V  
OE/VPP  
VIH  
VIL  
tPRT  
tLP  
tOES tOEH  
tVR  
VIH  
VIL  
ALE  
AD7 - AD0  
A15 - A8  
tALE  
tLAS  
tPW  
tALE  
tLAS  
tOE  
tDFP  
tLAH  
tDS  
DATA IN  
tDH  
tLAH  
VIH  
VIL  
ADDR  
ADDR  
DATA OUT  
tAS  
tAH  
VIH  
VIL  
ADDRESS STABLE  
Notes: 1. The Input Timing Reference is 0.8V for V and 2.0V for V  
.
IH  
IL  
2.  
t
and t  
are characteristics of the device but must be accommodated by the programmer.  
DFP  
OE  
DC Programming Characteristics  
TA = 25 ± 5°C, VCC = 6.5 ± 0.25V, OE/VPP = 13.0 ± 0.25V  
Limits  
Symbol Parameter  
Test Conditions  
Min  
Max  
Units  
µA  
V
ILI  
Input Load Current  
VIN = VIL, VIH  
±10  
VIL  
Input Low Level  
-0.6  
2.0  
0.8  
VIH  
VOL  
VOH  
ICC2  
IPP2  
Input High Level  
VCC + 1.0  
0.4  
V
Output Low Voltage  
Output High Voltage  
VCC Supply Current (Program and Verify)  
OE/VPP Current  
IOL = 2.1 mA  
V
IOH = -400 µA  
2.4  
V
25  
25  
mA  
mA  
ALE = VIH  
AT27LV520  
6
AT27LV520  
AC Programming Characteristics*  
TA = 25 ± 5°C, VCC = 6.5 ± 0.25V, OE/VPP = 13.0 ± 0.25V  
Limits  
Symbol Parameter(1)  
Test Conditions  
Min  
500  
100  
100  
2
Max  
Units  
ns  
ns  
ns  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
ns  
ns  
µs  
µs  
tALE  
tLAS  
tLAH  
tLP  
Address Latch Enable Width  
Latched Address Setup Time  
Latched Address Hold Time  
ALE Low to OE/VPP High Voltage Delay  
OE/VPP Setup Time  
tOES  
tOEH  
tDS  
2
Input Rise and Fall Times  
(10% to 90%) 20 ns  
OE/VPP Hold Time  
2
Data Setup Time  
2
Input Pulse Levels  
tDH  
Data Hold Time  
2
0.45V to 2.4V  
tPW  
tVR  
tVCS  
tOE  
tDFP  
tAS  
ALE Program Pulse Width(2)  
OE/VPP Recovery Time  
VCC Setup Time  
47.5  
2
52.5  
Input Timing Reference Level  
0.8V to 2.0V  
2
Output Timing Reference Level  
0.8V to 2.0V  
Data Valid from OE/VPP  
OE/VPP High to Output Float Delay(4)  
Address Setup Time  
150  
130  
0
2
0
tAH  
Address Hold Time  
OE/VPP Pulse Rise Time During  
Programming  
tPRT  
50  
ns  
Notes: 1. V  
must be applied simultaneously or before OE/VPP and removed simultaneously or after OE/V .  
PP  
CC  
2. Program Pulse width tolerance is 50 µsec ± 5%.  
3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven  
— see timing diagram.  
Atmel’s 27LV520 Integrated Product Identification Code  
Pins  
Hex  
Codes  
A8  
0
AD7  
AD6  
AD5  
AD4  
AD3  
AD2  
AD1  
AD0  
Data  
Manufacturer  
Device Type  
0
1
0
0
0
0
1
1
1
1
1
1
1
0
0
1
1E  
1
9D  
7
™
pulse. If the byte fails to verify after 10 pulses have been  
applied, the part is considered failed. After the byte verifies  
properly, the next address is selected until all have been  
checked. OE/VPP is then lowered to VIH and VCC to 5.0V.  
All bytes are read again and compared with the original  
data to determine if the device passes or fails.  
Rapid Programming Algorithm  
A 50 µs ALE pulse width is used to program. The address  
is set to the first location. VCC is raised to 6.5V and OE/VPP  
is raised to 13.0V. Each address is first programmed with  
one 50 µs ALE pulse without verification. Then a verifica-  
tion/reprogramming loop is executed for each address. In  
the event a byte fails to pass verification, up to 10 succes-  
sive 50 µs pulses are applied with a verification after each  
START  
ADDR = FIRST LOCATION  
V
= 6.5V  
CC  
V
= 13.0V  
PP  
PROGRAM ONE 50 µS PULSE  
NO  
INCREMENT  
ADDRESS  
LAST  
ADDR.?  
YES  
ADDR = FIRST LOCATION  
X = 0  
INCREMENT  
ADDRESS  
NO  
FAIL  
PASS  
LAST  
ADDR.?  
VERIFY  
BYTE  
INCREMENT X  
YES  
NO  
PROGRAM ONE 100 µS PULSE  
X = 10?  
YES  
VCC = 5.0V  
VPP = 5.0V  
COMPARE  
FAIL  
DEVICE  
FAILED  
ALL BYTES  
TO ORIGINAL  
DATA  
PASS  
DEVICE  
PASSED  
AT27LV520  
8
AT27LV520  
Ordering Information  
ICC (mA)  
tACC (ns)  
Active  
Ordering Code  
Package  
Operation Range  
90  
8
AT27LV520-90SC  
AT27LV520-90TC  
AT27LV520-90XC  
20S  
28T  
20X  
Commercial  
(0°C to 70°C)  
90  
8
AT27LV520-90SI  
AT27LV520-90TI  
AT27LV520-90XI  
20S  
28T  
20X  
Industrial  
(-40°C to +85°C)  
Package Type  
20S  
20-Lead, 0.300” Wide, Plastic Gull-Wing Small Outline (SOIC)  
28-Lead, Thin Small Outline Package (TSOP)  
28T  
20X  
20-Lead, 0.173” Wide, Thin Shrink Small Outline (TSSOP)  
9
Packaging Information  
20S, 20-Lead, 0.300” Wide,  
28T  
, 28-Lead, Plastic Thin Small Outline Package  
Plastic Gull Wing Small Outline  
Dimensions in Inches and (Millimeters)  
(TSOP)  
Dimensions in Millimeters and (Inches)  
.020(.508)  
.013(.330)  
.299(7.60) .420(10.7)  
.291(7.39) .393(9.98)  
PIN 1 ID  
.050(1.27) BSC  
.513(13.0)  
.497(12.6)  
.105(2.67)  
.092(2.34)  
.012(.305)  
.003(.076)  
.013(.330)  
.009(.229)  
.035(0.889)  
.015(.381)  
0
8
REF  
20X, 20-Lead, 0.173” Wide, Thin Super Small Outline  
Package (TSSOP)  
Dimensions in (Millimeters) and Inches  
0.30(0.012)  
0.18(0.007)  
4.48(.176) 6.50(.256)  
4.30(.169) 6.25(.246)  
PIN 1 ID  
0.65(.0256) BSC  
6.60(.260)  
6.40(.252)  
1.10(0.043) MAX  
0.15(.006)  
0.05(.002)  
0.18(.007)  
0.09(.003)  
0.70(.028)  
0.50(.020)  
0
8
REF  
AT27LV520  
10