CAT5221WI-00-T2--Datasheet/数据表在线中文翻译

CAT5221

Dual Digitally Programmable Potentiometer (DPP™) with

64 Taps and 2-wire Interface

FEATURES

DESCRIPTION

Two linear-taper digitally programmable

The CAT5221 is two Digitally Programmable

Potentiometers (DPPs™) integrated with control logic

and 16 bytes of NVRAM memory. Each DPP consists

of a series of 63 resistive elements connected

between two externally accessible end points. The tap

points between each resistive element are connected

to the wiper outputs with CMOS switches. A separate

6-bit control register (WCR) independently controls

the wiper tap switches for each DPP. Associated with

each wiper control register are four 6-bit non-volatile

memory data registers (DR) used for storing up to four

wiper settings. Writing to the wiper control register or

any of the non-volatile data registers is via a 2-wire

serial bus (I²C-like). On power-up, the contents of the

first data register (DR0) for each of the four

potentiometers is automatically loaded into its

respective wiper control register (WCR).

potentiometers

64 resistor taps per potentiometer

End to end resistance 2.5kΩ, 10kΩ, 50kΩ or

100kΩ

Potentiometer control and memory access via

2-wire interface (I²C like)

Low wiper resistance, typically 80Ω

Nonvolatile memory storage for up to four

wiper settings for each potentiometer

Automatic recall of saved wiper settings at

power up

2.5 to 6.0 volt operation

Standby current less than 1µA

1,000,000 nonvolatile WRITE cycles

100 year nonvolatile memory data retention

20-lead SOIC and TSSOP packages

Industrial temperature range

The CAT5221 can be used as a potentiometer or as a

two terminal, variable resistor. It is intended for circuit

level or system level adjustments in a wide variety of

applications.

For Ordering Information details, see page 15.

PIN CONFIGURATION

FUNCTIONAL DIAGRAM

SOIC 20 Lead (W)

TSSOP 20 Lead (Y)

R

H1

H0

R_W0

R_L0

1

2

3

4

5

6

7

8

9

20 V_CC

19 NC

18 NC

17 NC

16 A1

15 A3

14 SCL

13 NC

12 NC

11 NC

SCL

SDA

WIPER

CONTROL

REGISTERS

2-WIRE

INTERFACE

R_H0

A0

R

W0

W1

A2

CAT

5221

R_W1

R_L1

A0

A1

A2

NONVOLATILE

DATA

REGISTERS

CONTROL

LOGIC

RH1

SDA

A3

GND 10

R

L1

L0

Characteristics subject to change without notice

1

Doc. No. MD-2113 Rev. J

CAT5221

PIN DESCRIPTION

Pin (SOIC)

Name Function

1

2

R_W0

R_L0

R_H0

A0

Wiper Terminal for Potentiometer 0

Low Reference Terminal for Potentiometer 0

High Reference Terminal for Potentiometer 0

Device Address, LSB

3

4

5

A2

Device Address

6

R_W1

R_L1

R_H1

SDA

Wiper Terminal for Potentiometer 1

Low Reference Terminal for Potentiometer 1

High Reference Terminal for Potentiometer 1

Serial Data Input/Output

7

8

9

10

11

12

13

14

15

16

17

18

19

20

GND Ground

NC

SCL

A3

No Connect

Bus Serial Clock

Device Address

No Connect

A1

NC

V_CC

No Connect

Supply Voltage

PIN DESCRIPTION

DEVICE OPERATION

SCL: Serial Clock

The CAT5221 is two resistor arrays integrated with 2-

wire serial interface logic, two 6-bit wiper control

registers and eight 6-bit, non-volatile memory data

registers. Each resistor array contains 63 separate

resistive elements connected in series. The physical

ends of each array are equivalent to the fixed terminals

of a mechanical potentiometer (R_Hand R_L). R_Hand R_L

are symmetrical and may be interchanged. The tap

positions between and at the ends of the series resis–

tors are connected to the output wiper terminals (R_W) by

a CMOS transistor switch. Only one tap point for each

potentiometer is connected to its wiper terminal at a

time and is determined by the value of the wiper control

register. Data can be read or written to the wiper control

registers or the non-volatile memory data registers via

the 2-wire bus. Additional instructions allow data to be

transferred between the wiper control registers and

each respective potentiometer's non-volatile data

registers. Also, the device can be instructed to operate

in an "increment/decrement" mode.

The CAT5221 serial clock input pin is used to clock

all data transfers into or out of the device.

SDA: Serial Data

The CAT5221 bidirectional serial data pin is used to

transfer data into and out of the device. The SDA pin

is an open drain output and can be wire-Or'd with

the other open drain or open collector outputs.

A0, A1, A2, A3: Device Address Inputs

These inputs set the device address when

addressing multiple devices. A total of sixteen

devices can be addressed on a single bus. A match

in the slave address must be made with the address

input in order to initiate communication with the

CAT5221.

R_H, R_L: Resistor End Points

The two sets of R_Hand R_Lpins are equivalent to the

terminal connections on a mechanical potentiometer.

R_W: Wiper

The two R_Wpins are equivalent to the wiper terminal

of a mechanical potentiometer.

Doc. No. MD-2113 Rev. J

2

Characteristics subject to change without notice

CAT5221

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Parameter

Ratings

-55 to +125

-65 to +150

-2.0 to +V_CC+2.0

-2.0 to +7.0

1.0

Units

°C

V

Temperature Under Bias

Storage Temperature

(2)

Voltage on any Pin with Respect to V_SS

V_CCwith Respect to Ground

V

Package Power Dissipation Capability (T_A= 25°C)

Lead Soldering Temperature (10s)

Wiper Current

W

300

°C

mA

±12

RECOMMENDED OPERATING CONDITIONS

V_cc= +2.5V to +6V

Parameter

Ratings

Units

Operating Ambient Temperature (Industrial)

POTENTIOMETER CHARACTERISTICS

-40 to +85

°C

Over recommended operating conditions unless otherwise stated.

Symbol Parameter Test Conditions

Min

Typ

100

50

Max

Units

kΩ

%

R_POT

Potentiometer Resistance (-00)

Potentiometer Resistance (-50)

Potentiometer Resistance (-10)

Potentiometer Resistance (-2.5)

Potentiometer Resistance Tolerance

R_POTMatching

10

2.5

±20

1

%

Power Rating

25°C, each pot

50

mW

mA

Ω

I_W

Wiper Current

±6

R_W

Wiper Resistance

I_W= +3mA @ V_CC=3V

I_W= +3mA @ V_CC= 5V

V_SS= 0V

300

150

V_CC

Wiper Resistance

80

Ω

V_TERMVoltage on any R_Hor R_LPin

GND

V_N

Noise

(4)

TBD

1.6

nV/√Hz

%

Resolution

(8)

Absolute Linearity ⁽⁵⁾

Relative Linearity ⁽⁶⁾

R_W(n)(actual)- R_{(n)(expected)}

±1

LSB⁽⁷⁾

ppm/°C

pF

(8)

R_W(n+1)- [R_W(n)+LSB

]

±0.2

TC_RPOTTemperature Coefficient of R_POT

TC_RATIORatiometric Temp. Coefficient

C_H/C_L/C_WPotentiometer Capacitances

(4)

±300

20

(4)

10/10/25

0.4

fc

Frequency Response

R_POT= 50kΩ

MHz

Notes:

(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this

specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

(2) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20ns. Maximum DC

voltage on output pins is V_CC+0.5V, which may overshoot to V_CC+2.0V for periods of less than 20ns.

(3) Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to V_CC+ 1V.

(4) This parameter is tested initially and after a design or process change that affects the parameter.

(5) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a

potentiometer.

(6) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a

potentiometer. It is a measure of the error in step size.

(7) LSB = R_TOT/ 63 or (R_H- R_L) / 63, single pot

(8) n = 0, 1, 2, ..., 63

Characteristics subject to change without notice

3

Doc. No. MD-2113 Rev. J

CAT5221

D.C. OPERATING CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol Parameter

Test Conditions

f_SCL= 400kHz

Min

Typ

Max

Units

mA

µA

V

I_CC

I_SB

I_LI

Power Supply Current

1

Standby Current (V_CC= 5.0V)

Input Leakage Current

Output Leakage Current

Input Low Voltage

V_IN= GND or V_CC; SDA Open

V_IN= GND to V_CC

10

I_LO

V_IL

V_IH

V_OUT= GND to V_CC

10

-1

V_CCx 0.3

V_CC+ 1.0

0.4

Input High Voltage

V_CCx 0.7

V

V_OL1Output Low Voltage (V_CC= 3.0V)

I_OL= 3 mA

V

CAPACITANCE

T_A= 25°C, f = 1.0MHz, V_CC= 5V

Symbol Parameter

Test Conditions

Min

Typ

Max

8

Units

pF

(1)

C_I/O

Input/Output Capacitance (SDA)

Input Capacitance (A0, A1, A2, A3, SCL)

V_I/O= 0V

(1)

C_IN

V_IN= 0V

6

pF

A.C. CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol Parameter

Min

Typ

Max Units

f_SCL

T_I⁽¹⁾

t_AA

Clock Frequency

400

50

kHz

ns

µs

ns

µs

ns

µs

ns

Noise Suppression Time Constant at SCL, SDA Inputs

SLC Low to SDA Data Out and ACK Out

0.9

(1)

t_BUF

Time the Bus Must Be Free Before a New Transmission Can Start

Start Condition Hold Time

1.2

0.6

1.2

0.6

0

t_HD:STA

t_LOW

Clock Low Period

t_HIGH

Clock High Period

t_SU:STA

t_HD:DAT

t_SU:DAT

Start Condition Setup Time (For a Repeated Start Condition)

Data in Hold Time

Data in Setup Time

100

(1)

t_R

SDA and SCL Rise Time

0.3

(1)

t_F

SDA and SCL Fall Time

300

t_SU:STO

t_DH

Stop Condition Setup Time

Data Out Hold Time

0.6

50

POWER UP TIMING ⁽¹⁾

Over recommended operating conditions unless otherwise stated.

Symbol Parameter

Min

Typ

Max Units

t_PUR

t_PUW

Power-up to Read Operation

Power-up to Write Operation

1

ms

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

Doc. No. MD-2113 Rev. J

4

Characteristics subject to change without notice

CAT5221

WRITE CYCLE LIMITS

Over recommended operating conditions unless otherwise stated.

Symbol Parameter

Min

Typ

Max

Units

t_WR

Write Cycle Time

5

ms

The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase

cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the

device does not respond to its slave address.

RELIABILITY CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol

NEND⁽¹⁾

TDR⁽¹⁾

VZAP⁽¹⁾

ILTH⁽¹⁾⁽²⁾

Parameter

Reference Test Method

Min

1,000,000

100

Typ

Max

Units

Cycles/Byte

Years

Endurance

MIL-STD-883, Test Method 1033

MIL-STD-883, Test Method 1008

MIL-STD-883, Test Method 3015

JEDEC Standard 17

Data Retention

ESD Susceptibility

Latch-Up

2000

Volts

100

mA

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) t_PURand t_PUWare the delays required from the time V_CCis stable until the specified operation can be initiated.

Figure 1. Bus Timing

t

R

F

HIGH

t

LOW

SCL

t

HD:DAT

SU:STA

t

HD:STA

SU:DAT

SU:STO

SDA IN

BUF

t

DH

AA

SDA OUT

Figure 2. Write Cycle Timing

SCL

SDA

8TH BIT

BYTE n

ACK

t

WR

STOP

CONDITION

START

CONDITION

ADDRESS

Figure 3. Start/Stop Timing

SDA

SCL

START BIT

STOP BIT

Characteristics subject to change without notice

5

Doc. No. MD-2113 Rev. J

CAT5221

of the particular slave device it is requesting. The four

most significant bits of the 8-bit slave address are

fixed as 0101 for the CAT5221 (see Figure 5). The

next four significant bits (A3, A2, A1, A0) are the

device address bits and define which device the

Master is accessing. Up to sixteen devices may be

individually addressed by the system. Typically, +5V

and ground are hard-wired to these pins to establish

the device's address.

SERIAL BUS PROTOCOL

The following defines the features of the 2-wire bus

protocol:

(1) Data transfer may be initiated only when the bus

is not busy.

(2) During a data transfer, the data line must remain

stable whenever the clock line is high. Any

changes in the data line while the clock is high will

be interpreted as a START or STOP condition.

After the Master sends a START condition and the

slave address byte, the CAT5221 monitors the bus

and responds with an acknowledge (on the SDA line)

when its address matches the transmitted slave

address.

The device controlling the transfer is a master,

typically a processor or controller, and the device

being controlled is the slave. The master will always

initiate data transfers and provide the clock for both

transmit and receive operations. Therefore, the

CAT5221 will be considered a slave device in all

applications.

Acknowledge

After a successful data transfer, each receiving device

is required to generate an acknowledge. The

Acknowledging device pulls down the SDA line during

the ninth clock cycle, signaling that it received the 8

bits of data.

START Condition

The START Condition precedes all commands to the

device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT5221 monitors the

SDA and SCL lines and will not respond until this

condition is met.

The CAT5221 responds with an acknowledge after

receiving a START condition and its slave address. If

the device has been selected along with a write

operation, it responds with an acknowledge after

receiving each 8-bit byte.

STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH

determines the STOP condition. All operations must

end with a STOP condition.

When the CAT5221 is in a READ mode it transmits 8

bits of data, releases the SDA line, and monitors the

line for an acknowledge. Once it receives this

acknowledge, the CAT5221 will continue to transmit

data. If no acknowledge is sent by the Master, the

device terminates data transmission and waits for a

STOP condition.

DEVICE ADDRESSING

The bus Master begins a transmission by sending a

START condition. The Master then sends the address

Figure 4. Acknowledge Timing

SCL FROM

MASTER

1

8

9

DATA OUTPUT

FROM TRANSMITTER

DATA OUTPUT

FROM RECEIVER

START

ACKNOWLEDGE

Doc. No. MD-2113 Rev. J

6

Characteristics subject to change without notice

CAT5221

Acknowledge Polling

WRITE OPERATION

The disabling of the inputs can be used to take

advantage of the typical write cycle time. Once the

stop condition is issued to indicate the end of the

host's write operation, the CAT5221 initiates the

internal write cycle. ACK polling can be initiated

immediately. This involves issuing the start condition

followed by the slave address. If the CAT5221 is still

busy with the write operation, no ACK will be returned.

If the CAT5221 has completed the write operation, an

ACK will be returned and the host can then proceed

with the next instruction operation.

In the Write mode, the Master device sends the

START condition and the slave address information to

the Slave device. After the Slave generates an

acknowledge, the Master sends the instruction byte

that defines the requested operation of CAT5221. The

instruction byte consist of a four-bit opcode followed

by two register selection bits and two pot selection

bits. After receiving another acknowledge from the

Slave, the Master device transmits the data to be

written into the selected register. The CAT5221

acknowledges once more and the Master generates

the STOP condition, at which time if a nonvolatile data

register is being selected, the device begins an

internal programming cycle to non-volatile memory.

While this internal cycle is in progress, the device will

not respond to any request from the Master device.

Figure 5. Slave Address Bits

CAT5221

0

1

0

1

A3 A2 A1 A0

*

A0, A1, A2 and A3 correspond to pin A0, A1, A2 and A3 of the device.

** A0, A1, A2 and A3 must compare to its corresponding hard wired input pins.

Figure 6. Write Timing

S

SLAVE/DPP

ADDRESS

INSTRUCTION

BYTE

T

A

R

T

S

T

O

P

BUS ACTIVITY:

MASTER

Pot/WCR Data Register

DR WCR DATA

Fixed

Variable

op code

Address

SDA LINE

S

P

A

C

K

A

C

K

A

C

K

Characteristics subject to change without notice

7

Doc. No. MD-2113 Rev. J

CAT5221

INSTRUCTIONS AND REGISTER

DESCRIPTION

INSTRUCTION BYTE

The next byte sent to the CAT5221 contains the

instruction and register pointer information. The four

most significant bits used provide the instruction

opcode I [3:0]. The P0 bit points to one of the Wiper

Control Registers. The least two significant bits, R1

and R0, point to one of the four data registers of each

associated potentiometer. The format is shown in

Table 2.

Instructions

SLAVE ADDRESS BYTE

The first byte sent to the CAT5221 from the master/

processor is called the Slave/DPP Address Byte. The

most significant four bits of the slave address are a

device type identifier. These bits for the CAT5221 are

fixed at 0101[B] (refer to Table 1).

Data Register Selection

The next four bits, A3 - A0, are the internal slave

address and must match the physical device address

which is defined by the state of the A3 - A0 input pins

for the CAT5221 to successfully continue the com–

mand sequence. Only the device which slave address

matches the incoming device address sent by the

master executes the instruction. The A3 - A0 inputs

can be actively driven by CMOS input signals or tied

to V_CCor V_SS.

Data Register Selected

R1

0

R0

0

DR0

DR1

DR2

DR3

0

1

0

1

Table 1. Identification Byte Format

Device Type

Identifier

Slave Address

ID3

0

ID2

1

ID1

0

ID0

A3

A2

A1

A0

1

(MSB)

(LSB)

Table 2. Instruction Byte Format

Instruction

Opcode

Data Register

Selection

WCR/Pot Selection

I3

I2

I1

I0

0

P0

R1

R0

(MSB)

(LSB)

Doc. No. MD-2113 Rev. J

8

Characteristics subject to change without notice

CAT5221

four Data Registers and the associated Wiper Control

Register. Any data changes in one of the Data

Registers is a non-volatile operation and will take a

maximum of 5ms.

WIPER CONTROL AND DATA REGISTERS

Wiper Control Register (WCR)

The CAT5221 contains two 6-bit Wiper Control

Registers, one for each potentiometer. The Wiper

Control Register output is decoded to select one of 64

switches along its resistor array. The contents of the

WCR can be altered in four ways: it may be written by

the host via Write Wiper Control Register instruction; it

may be written by transferring the contents of one of

four associated Data Registers via the XFR Data

Register instruction, it can be modified one step at a

time by the Increment/decrement instruction (see

Instruction section for more details). Finally, it is

loaded with the content of its data register zero (DR0)

upon power-up.

If the application does not require storage of multiple

settings for the potentiometer, the Data Registers can

be used as standard memory locations for system

parameters or user preference data.

INSTRUCTIONS

Four of the nine instructions are three bytes in length.

These instructions are:

— Read Wiper Control Register – read the current

wiper position of the selected potentiometer in

the WCR

— Write Wiper Control Register – change current

wiper position in the WCR of the selected

potentiometer

The Wiper Control Register is a volatile register that

loses its contents when the CAT5221 is powered-

down. Although the register is automatically loaded

with the value in DR0 upon power-up, this may be

different from the value present at power-down.

— Read Data Register – read the contents of the

selected Data Register

— Write Data Register – write a new value to the

Data Registers (DR)

selected Data Register

Each potentiometer has four 6-bit non-volatile Data

Registers. These can be read or written directly by the

host. Data can also be transferred between any of the

The basic sequence of the three byte instructions is

illustrated in Figure 8. These three-byte instructions

Table 3. Instruction Set

Instruction Set

WCR0/

P0

Instruction

Operation

I3 I2 I1 I0

0

R1

R0

Read Wiper Control

Register

Read the contents of the Wiper Control

Register pointed to by P0

1 0 0 1 0 1/0

1 0 1 0 0 1/0

1 0 1 1 0 1/0

1 1 0 0 0 1/0

0

Write Wiper Control

Register

Write new value to the Wiper Control Register

pointed to by P0

0

Read the contents of the Data Register

pointed to by P0 and R1-R0

Read Data Register

Write Data Register

1/0

Write new value to the Data Register pointed

to by P0 and R1-R0

Transfer the contents of the Data Register

1/0 pointed to by P0 and R1-R0 to its associated

Wiper Control Register

XFR Data Register to

Wiper Control Register

1 1 0 1 0 1/0

1 1 1 0 0 1/0

1/0

Transfer the contents of the Wiper Control

1/0 Register pointed to by P0 to the Data

Register pointed to by R1-R0

XFR Wiper Control

Register to Data Register

Transfer the contents of the Data Registers

1/0 pointed to by R1-R0 of all four pots to their

respective Wiper Control Registers

Global XFR Data Registers

to Wiper Control Registers

0 0 0 1 0

0

Transfer the contents of both Wiper Control

1/0 Registers to their respective data Registers

pointed to by R1-R0 of all four pots

Global XFR Wiper Control

Registers to Data Register

1 0 0 0 0

1/0

0

Increment/Decrement

Wiper Control Register

Note: 1/0 = data is one or zero

Enable Increment/decrement of the Control

Latch pointed to by P0

0 0 1 0 0 1/0

0

Characteristics subject to change without notice

9

Doc. No. MD-2113 Rev. J

CAT5221

exchange data between the WCR and one of the Data

Registers. The WCR controls the position of the wiper.

The response of the wiper to this action will be

delayed by t_WRL. A transfer from the WCR (current

wiper position), to a Data Register is a write to non-

volatile memory and takes a maximum of t_WRto

complete. The transfer can occur between one of the

four potentiometers and one of its associated

registers; or the transfer can occur between all

potentiometers and one associated register.

— Global XFR Data Register to Wiper Control

Register

This transfers the contents of all specified Data

Registers to the associated Wiper Control

Registers.

— Global XFR Wiper Counter Register to Data

Register

This transfers the contents of all Wiper Control

Registers to the specified associated Data

Registers.

Four instructions require a two-byte sequence to

complete, as illustrated in Figure 7. These instructions

transfer data between the host/processor and the

CAT5221; either between the host and one of the data

registers or directly between the host and the Wiper

Control Register. These instructions are:

INCREMENT/DECREMENT COMMAND

The final command is Increment/Decrement (Figure 5

and 9). The Increment/Decrement command is

different from the other commands. Once the

command is issued and the CAT5221 has responded

with an acknowledge, the master can clock the

selected wiper up and/or down in one segment steps;

thereby providing a fine tuning capability to the host.

For each SCL clock pulse (t_HIGH) while SDA is HIGH,

the selected wiper will move one resistor segment

towards the R_Hterminal. Similarly, for each SCL clock

pulse while SDA is LOW, the selected wiper will move

one resistor segment towards the R_Lterminal.

— XFR Data Register to Wiper Control Register

This transfers the contents of one specified Data

Register to the associated Wiper Control Register.

— XFR Wiper Control Register to Data Register

This transfers the contents of the specified Wiper

Control Register to the specified associated Data

Register.

See Instructions format for more detail.

Figure 7. Two-Byte Instruction Sequence

SDA

0

1

0

1

ID3 ID2 ID1 ID0

S

A2 A1 A0

S

T

A

R

T

A3

A I3 I2 I1

P0

I0

0

R1 R0

A

C

K

C

T

O

P

K

Internal

Address

Instruction

Opcode

Register

Address

Pot/WCR

Address

Device ID

Figure 8. Three-Byte Instruction Sequence

SDA

0

1

0

1

S

T

A

R

T

I3

ID3 ID2

ID0

A

C

K

I2

I1

I0

R1 R0

A

C

K

D7 D6 D5 D4 D3 D2 D1 D0

A

C

K

S

T

O

P

0

P0

ID1

A3 A2 A1 A0

Internal

Address

Device ID

WCR[7:0]

or

Data Register D[7:0]

Instruction

Opcode

Data

Register

Address

Pot/WCR

Address

Figure 9. Increment/Decrement Instruction Sequence

0

1

0

1

SDA

ID3 ID2 ID1 ID0

Device ID

I1

A3 A2 A1 A0

I3

I2

I0

R1 R0

0

P0

S

T

A

R

T

A

C

K

A

C

K

I

S

I

D

E

C

1

D

E

C

n

N

C

1

N

C

2

T

O

P

N

C

n

Internal

Address

Instruction

Opcode

Data

Register

Address

Pot/WCR

Address

Doc. No. MD-2113 Rev. J

10

Characteristics subject to change without notice

CAT5221

Figure 10. Increment/Decrement Timing Limits

INC/DEC

Command

Issued

t

WRID

SCL

SDA

Voltage Out

R

W

INSTRUCTION FORMAT

Read Wiper Control Register (WCR)

DEVICE ADDRESSES

INSTRUCTION

1 0 P0 0

DATA

5 4

S

T

A

R

T

A

C

K

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1

0

7

6

3

2

1

0

Write Wiper Control Register (WCR)

DEVICE ADDRESSES

INSTRUCTION

0 0 P0 0

DATA

S

T

A

R

T

A

C

K

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1

5 4

3

Read Data Register (DR)

DEVICE ADDRESSES

INSTRUCTION

DATA

S

T

A

R

T

A

C

K

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1 0 1 1 0 P0 R1 R0

7 6 5 4 3 2 1 0

Write Data Register (DR)

DEVICE ADDRESSES

INSTRUCTION

DATA

S

T

A

R

T

A

C

K

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1 1 0 0 0 P0 R1 R0

7 6 5 4 3 2 1 0

Characteristics subject to change without notice

11

Doc. No. MD-2113 Rev. J

CAT5221

Global Transfer Data Register (DR) to Wiper Control Register (WCR)

DEVICE ADDRESSES

INSTRUCTION

S

T

A

R

T

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

0 0 0 1 0 0 R1 R0

Global Transfer Wiper Control Register (WCR) to Data Register (DR)

DEVICE ADDRESSES

INSTRUCTION

S

T

A

R

T

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1 0 0 0 0 0 R1 R0

Transfer Wiper Control Register (WCR) to Data Register (DR)

DEVICE ADDRESSES

INSTRUCTION

S

T

A

R

T

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1 1 1 0 0 P0 R1 R0

Transfer Data Register (DR) to Wiper Control Register (WCR)

DEVICE ADDRESSES

INSTRUCTION

S

T

A

R

T

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

1 1 0 1 0 P0 R1 R0

Increment (I)/Decrement (D) Wiper Control Register (WCR)

DEVICE ADDRESSES

INSTRUCTION

DATA

. . .

S

T

A

R

T

A

C

K

A

C

K

A

C

K

S

T

O

P

0 1 0 1 A3 A2 A1 A0

0 0 1 0 0 P0 0 0

I/D I/D

Notes:

(1) Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after a STOP has been issued.

Doc. No. MD-2113 Rev. J

12

Characteristics subject to change without notice

CAT5221

PACKAGING INFORMATION

20-LEAD 300 MIL WIDE SOIC (W)

E1

E

h x 45

D

c

A2

A

θ1

e

A1

L

b

SYMBOL

MIN

2.36

0.10

2.05

0.31

0.20

12.60

10.01

7.40

NOM

MAX

2.64

0.30

2.55

0.51

0.33

13.00

10.64

7.60

A

A1

A2

b

2.49

0.41

0.27

c

D

E

12.80

10.30

E1

e

7.50

1.27 BSC

h

0.25

0.40

0°

0.75

1.27

8°

L

0.81

θ

For current Tape and Reel information, download the PDF file from:

http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

(1) All dimensions are in millimeters.

(2) Complies with JEDEC specification MS-013.

Characteristics subject to change without notice

13

Doc. No. MD-2113 Rev. J

CAT5221

20-LEAD TSSOP (Y)

b

E1

E

e

TOP VIEW

D

GAUGE PLANE [0.25]

A2

A

θ1

L1

A1

L

SIDE VIEW

NOM

END VIEW

SYMBOL

MIN

MAX

1.10

0.15

0.95

0.30

6.60

6.50

4.50

A

A1

A2

b

0.05

0.85

0.19

6.40

6.30

4.30

D

E

E1

e

0.65 BSC

1.00 REF

L

L1

θ

0.50

0°

0.70

8°

For current Tape and Reel information, download the PDF file from:

http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

(1) All dimensions are in millimeters. Angles in degree.

(2) Complies with JEDEC specification MO-153.

Doc. No. MD-2113 Rev. J

14

Characteristics subject to change without notice

CAT5221

EXAMPLE OF ORDERING INFORMATION

Prefix

Device # Suffix

CAT

5221

W

I

-10

T1

Optional

Company ID

Temperature Range

I = Industrial (-40ºC to 85ºC)

Tape & Reel

T: Tape & Reel

1: 1000/Reel - SOIC

2: 2000/Reel - TSSOP

Product

Number

5221

Package

W: SOIC

Y: TSSOP

Resistance

-25: 2.5kꢀ

-10: 10kꢀ

-50: 50kꢀ

-00: 100kꢀ

Notes:

(1) All packages are RoHS-compliant (Lead-free, Halogen-free).

(2) The standard lead finish is Matte-Tin.

(3) This device used in the above example is a CAT5221WI-10-T1 (SOIC, Industrial Temperature, 10kꢀ, Tape & Reel)

ORDERING PART NUMBER

CAT5221WI-25

CAT5221WI-10

CAT5221WI-50

CAT5221WI-00

CAT5221YI-25

CAT5221YI-10

CAT5221YI-50

CAT5221YI-00

Characteristics subject to change without notice

15

Doc. No. MD-2113 Rev. J

REVISION HISTORY

Date

Rev. Reason

09/30/2003

10/01/2003

03/10/2004

03/25/2004

E

F

Deleted WP from Functional Diagram, pg. 1

Changed designation to Advance

G

H

Added TSSOP package in all areas

Updated TSSOP package drawing

Eliminated data sheet designation

04/08/2004

05/23/07

I

Eliminated Commercial temperature range in all areas

Updated Potentiometer Characteristics

Updated Example of Ordering Information

Added MD- in front of Document No.

J

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™ and Quad-Mode™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS

PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE

RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT

OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other

applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal

injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled

"Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical

semiconductor applications and may not be complete.

Catalyst Semiconductor, Inc.

Corporate Headquarters

2975 Stender Way

Santa Clara, CA 95054

Phone: 408.542.1000

Fax: 408.542.1200

www.catsemi.com

Document No: MD-2113

Revision:

J

Issue date:

05/23/07