S-25A640B0A-K8T2U3 [ABLIC]
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM;
| 型号： | S-25A640B0A-K8T2U3 |
| 厂家： | 
ABLIC |
| 描述： | FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM 可编程只读存储器 |
| 文件： | 总32页 (文件大小：516K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
S-25A640A, S-25A640B
FOR AUTOMOTIVE 125°C OPERATION
SPI SERIAL E2PROM
www.ablic.com
© ABLIC Inc., 2008-2014
Rev.3.2_02
This IC is a SPI serial E2PROM which operates under the high temperature, at high speed, with the wide range operation for
automotive components. This IC has the capacity of 64 K-bit and the organization of 8192 words 8-bit. Page write and
Sequential read are available.
Caution Before using the product in automobile control unit or medical equipment, contact to ABLIC Inc. is
indispensable.
Features
Packages
Operating voltage range
Read:
8-Pin SOP (JEDEC)
2.5 V ~ 5.5 V
2.5 V ~ 5.5 V
5
Write:
Operation frequency
S-25A640A:
8
5.0 MHz max.
6.5 MHz max.
4
S-25A640B:
1
Write time
S-25A640A:
S-25A640B:
4.0 ms max.
5.0 ms max.
(5.0 6.0 t1.75 mm)
SPI mode (0, 0) and (1, 1)
Page write:
32 bytes / page
Sequential read
Write protect:
Protect area:
Software, Hardware
25%, 50%, 100%
8-Pin TSSOP
5
Monitoring of a write memory state by the status register
Function to prevent malfunction by monitoring clock pulse
Write protect function during the low power supply voltage
8
4
1
CMOS schmitt input ( CS , SCK, SI, WP , HOLD )
Endurance*1
S-25A640A:
106 cycle / word*2 (Ta = 25C)
5 105 cycle / word*2 (Ta = 125C)
106 cycle / word*2 (Ta = 25C)
3 105 cycle / word*2 (Ta = 125C)
100 years (Ta = 25C)
(3.0 6.4 t1.1 mm)
S-25A640B:
TMSOP-8
Data retention:
50 years (Ta = 125C)
64 K-bit
5
Memory capacity:
Initial delivery state:
Burn-in specification:
8
FFh, SRWD = 0, BP1 = 0, BP0 = 0
Wafer level burn-in
4
1
Operation temperature range: Ta = 40°C to 125°C
Lead-free (Sn 100%), halogen-free*3
AEC-Q100 qualified*4
(2.9 4.0 t0.8 mm)
*1. Refer to " Endurance" for details.
*2. For each address (Word: 8-bit)
*3. Refer to " Product Name Structure" for details.
*4. Contact our sales office for details.
Remark Refer to "3. Product name list" in " Product Name Structure" for details of package and product.
1
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Block Diagram
Step-up Circuit
Voltage Detector
Page Latch
CS
Clock Counter
SCK
Memory
Cell
Array
Mode
Decoder
SI
HOLD
Data Register
WP
Status
Memory Cell Array
Y Decoder
Address Register
Status Register
Read Circuit
Output
Control
Circuit
SO
VCC
GND
Figure 1
AEC-Q100 Qualified
This IC supports AEC-Q100 for operation temperature grade 1.
Contact our sales office for details of AEC-Q100 reliability specification.
Product Name Structure
1. Product name
1. 1 S-25A640A
S-25A640A 0A
J8T2
U
D
Fixed
Environmental code
U:
Lead-free (Sn 100%), halogen-free
Package name (abbreviation) and IC packing specification*1
J8T2: 8-Pin SOP (JEDEC), Tape
Fixed
Product name
S-25A640A: 64 K-bit
2
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
1. 2 S-25A640B
S-25A640B 0A
xxxx
U
3
Fixed
Environmental code
U:
Lead-free (Sn 100%), halogen-free
Package name (abbreviation) and IC packing specification*1
J8T2:
T8T2:
K8T2:
8-Pin SOP (JEDEC), Tape
8-Pin TSSOP, Tape
TMSOP-8, Tape
Fixed
Product name
S-25A640B: 64 K-bit
*1. Refer to the tape drawing.
Remark This IC is wafer level burn-in specification.
2. Packages
Table 1 Package Drawing Codes
Package Name
Dimension
Tape
Reel
8-Pin SOP (JEDEC)
8-Pin TSSOP
TMSOP-8
FJ008-A-P-SD
FT008-A-P-SD
FM008-A-P-SD
FJ008-D-C-SD
FT008-E-C-SD
FM008-A-C-SD
FJ008-D-R-S2
FT008-E-R-S2
FM008-A-R-SD
3. Product name list
Table 2
Product Name
Capacity
64 K bit
64 K bit
64 K bit
64 K bit
Package
Quantity
S-25A640A0A-J8T2UD
S-25A640B0A-J8T2U3
S-25A640B0A-T8T2U3
S-25A640B0A-K8T2U3
8-Pin SOP (JEDEC)
8-Pin SOP (JEDEC)
8-Pin TSSOP
2000 pcs / reel
4000 pcs / reel
4000 pcs / reel
4000 pcs / reel
TMSOP-8
Remark 1. Please contact our sales office for products with product name structure other than those
specified above.
2. This IC is wafer level burn-in specification.
3
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Pin Configurations
1. 8-Pin SOP (JEDEC)
Table 3
Top view
Pin No.
1
Symbol
CS *1
Description
Chip select input
1
2
3
4
8
7
6
5
2
3
4
5
6
SO
Serial data output
Write protect input
Ground
WP *1
GND
SI*1
SCK*1
HOLD *1
Serial data input
Serial clock input
Figure 2
7
8
Hold input
VCC
Power supply
2. 8-Pin TSSOP
Table 4
Top view
Pin No.
1
Symbol
CS *1
Description
1
2
3
4
8
7
6
5
Chip select input
2
3
4
5
6
SO
Serial data output
Write protect input
Ground
WP *1
GND
SI*1
Figure 3
Serial data input
Serial clock input
SCK*1
HOLD *1
7
8
Hold input
VCC
Power supply
3. TMSOP-8
Table 5
Top view
Pin No.
1
Symbol
CS *1
Description
1
2
3
4
8
7
6
5
Chip select input
2
3
4
5
6
SO
Serial data output
Write protect input
Ground
WP *1
GND
SI*1
Figure 4
Serial data input
Serial clock input
SCK*1
HOLD *1
7
8
Hold input
VCC
Power supply
*1. Do not use it in "High-Z".
4
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Absolute Maximum Ratings
Table 6
Absolute Maximum Rating
Item
Symbol
Unit
S-25A640A
0.3 to 7.0
0.3 to 7.0
S-25A640B
0.3 to 6.5
0.3 to 6.5
Power supply voltage
Input voltage
VCC
VIN
V
V
Output voltage
Operation ambient temperature Topr
Storage temperature Tstg
VOUT
0.3 to VCC 0.3
40 to 125
65 to 150
V
°C
°C
Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical
damage. These values must therefore not be exceeded under any conditions.
Recommended Operating Conditions
Table 7
Ta = 40C to 125C
Item
Symbol
VCC
Condition
Unit
Min.
Max.
Read
Write
2.5
5.5
V
V
Power supply voltage
2.5
5.5
High level input voltage
Low level input voltage
VIH
VIL
VCC = 2.5 V to 5.5 V
VCC = 2.5 V to 5.5 V
0.7 VCC
0.3
VCC 1.0
0.3 VCC
V
V
Pin Capacitance
Table 8
(Ta = 25°C, f = 1.0 MHz, VCC = 5.0 V)
Item
Symbol
CIN
Condition
Min.
Max.
Unit
Input capacitance
Output capacitance
－
8
pF
VIN = 0 V ( CS , SCK, SI, WP , HOLD )
VOUT = 0 V (SO)
COUT
－
10
pF
Endurance
1. S-25A640A
Item
Table 9
Operation Ambient Temperature
Ta = 40°C to 85°C
Ta = 40°C to 105°C
Ta = 40°C to 125°C
Symbol
NW
Min.
Max.
－
Unit
106
cycle / word*1
cycle / word*1
cycle / word*1
8 105
5 105
Endurance
－
－
*1. For each address (Word: 8-bit)
2. S-25A640B
Table 10
Operation Ambient Temperature
Ta = 25°C
Item
Symbol
Min.
106
7 105
5 105
3 105
Max.
－
Unit
cycle / word*1
cycle / word*1
cycle / word*1
cycle / word*1
－
Ta = 40°C to 85°C
Ta = 40°C to 105°C
Ta = 40°C to 125°C
Endurance
NW
－
－
*1. For each address (Word: 8-bit)
Data Retention
Table 11
Item
Symbol
Operation Ambient Temperature
Ta = 25°C
Ta = 40°C to 125°C
Min.
100
50
Max.
－
Unit
year
year
Data retention
－
－
5
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
DC Electrical Characteristics
1. S-25A640A
Table 12
Ta = 40°C to 125°C
VCC = 2.5 V to 3.0 V VCC = 3.0 V to 4.5 V VCC = 4.5 V to 5.5 V
Item
Symbol Condition
Unit
mA
f
SCK = 2.5 MHz
f
SCK = 3.5 MHz
fSCK = 5.0 MHz
Min.
Max.
Min.
Max.
Min.
Max.
Current consumption
(read)
No load at
－
－
－
ICC1
1.5
2.0
2.5
SO pin
Table 13
Ta = 40°C to 125°C
VCC = 2.5 V to 3.0 V VCC = 3.0 V to 4.5 V VCC = 4.5 V to 5.5 V
Item
Symbol Condition
Unit
mA
f
SCK = 2.5 MHz
f
SCK = 3.5 MHz
fSCK = 5.0 MHz
Min.
Max.
Min.
Max.
Min.
Max.
Current consumption
(write)
No load at
－
－
－
ICC2
4.0
5.0
6.0
SO pin
Table 14
Condition
Ta = 40°C to 125°C
VCC = 2.5 V to 4.5 V VCC = 4.5 V to 5.5 V
Item
Symbol
Unit
Min.
Max.
Min.
Max.
CS = VCC
,
Standby current
consumption
SO = Open
Other inputs are
－
－
ISB
8.0
10.0
A
VCC or GND
－
－
－
Input leakage current
ILI
VIN = GND to VCC
VOUT = GND to VCC
IOL = 2.0 mA
2.0
2.0
－
2.0
2.0
0.4
0.4
－
A
A
V
－
－
Output leakage current ILO
－
VOL1
Low level
output voltage
－
－
VOL2
VOH1
VOH2
IOL = 1.5 mA
0.4
－
V
－
IOH = 2.0 mA
IOH = 0.4 mA
0.8 VCC
0.8 VCC
V
High level
output voltage
－
－
0.8 VCC
V
6
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
2. S-25A640B
Table 15
Ta = 40°C to 125°C
VCC = 2.5 V to 4.5 V
SCK = 6.5 MHz
VCC = 4.5 V to 5.5 V
SCK = 6.5 MHz
Item
Symbol
ICC1
Condition
Unit
mA
f
f
Min.
Max.
Min.
Max.
Current consumption
(read)
－
－
No load at SO pin
2.0
2.5
Table 16
Ta = 40°C to 125°C
VCC = 2.5 V to 5.5 V
Item
Symbol
Condition
Unit
mA
f
SCK = 6.5 MHz
Min.
Max.
4.0
Current consumption
(write)
－
ICC2
No load at SO pin
Table 17
Ta = 40°C to 125°C
VCC = 2.5 V to 4.5 V VCC = 4.5 V to 5.5 V
Item
Symbol
Condition
Unit
Min.
Max.
Min.
Max.
CS = VCC
,
Standby current
consumption
SO = Open
Other inputs are
－
－
ISB
8.0
10.0
A
VCC or GND
－
－
－
Input leakage current
ILI
VIN = GND to VCC
VOUT = GND to VCC
IOL = 2.0 mA
2.0
2.0
－
2.0
2.0
0.4
0.4
－
A
A
V
－
－
Output leakage current ILO
－
VOL1
Low level
output voltage
－
－
VOL2
VOH1
VOH2
IOL = 1.5 mA
0.4
－
V
－
IOH = 2.0 mA
IOH = 0.4 mA
0.8 VCC
0.8 VCC
V
High level
output voltage
－
－
0.8 VCC
V
7
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
AC Electrical Characteristics
1. S-25A640A
Table 18 Measurement Conditions
Input pulse voltage
Output reference voltage
Output load
0.2 VCC to 0.8 VCC
0.5 VCC
100 pF
Table 19
Ta = 40°C to 125°C
VCC = 2.5 V to 5.5 V VCC = 3.0 V to 5.5 V VCC = 4.5 V to 5.5 V
Item
Symbol
Unit
Min.
－
Max.
Min.
－
Max.
Min.
－
Max.
SCK clock frequency
fSCK
2.5
3.5
5.0
MHz
ns
tCSS.CL
tCSS.CH
tCDS
120
120
210
120
120
－
－
－
－
－
90
90
－
－
－
－
－
90
90
－
－
－
－
－
CS setup time during CS falling
CS setup time during CS rising
CS deselect time
ns
ns
ns
ns
160
90
140
90
tCSH.CL
tCSH.CH
CS hold time during CS falling
90
90
CS hold time during CS rising
SCK clock time "H"*1
SCK clock time "L"*1
Rising time of SCK clock*2
Falling time of SCK clock*2
SI data input setup time
SI data input hold time
tHIGH
tLOW
tRSK
tFSK
tDS
160
160
－
－
－
1
125
125
－
－
－
1
95
95
－
－
20
30
－
－
1
ns
ns
s
s
ns
ns
－
1
－
1
1
30
－
－
20
－
－
－
－
tDH
40
30
tSKH.HH
tSKH.HL
tSKS.HL
tSKS.HH
90
50
0
－
－
－
－
70
40
0
－
－
－
－
70
40
0
－
－
－
－
ns
ns
ns
ns
SCK "L" hold time during HOLD rising
SCK "L" hold time during HOLD falling
SCK "L" setup time during HOLD falling
0
0
0
SCK "L" setup time during HOLD rising
Disable time of SO output*2
Delay time of SO output
tOZ
tOD
tOH
tRO
tFO
－
－
0
130
160
－
－
－
0
100
120
－
－
－
0
100
90
－
ns
ns
ns
ns
ns
Hold time of SO output
Rising time of SO output*2
－
－
110
110
－
－
80
－
－
80
80
Falling time of SO output*2
80
Disable time of SO output during HOLD falling*2
Delay time of SO output during HOLD rising*2
WP setup time
tOZ.HL
tOD.HH
tWS1
－
－
0
130
110
－
－
－
0
100
80
－
－
－
0
100
80
－
ns
ns
ns
ns
ns
ns
tWH1
tWS2
0
－
0
－
0
－
WP hold time
0
－
0
－
0
－
WP release / setup time
tWH2
200
－
150
－
150
－
WP release / hold time
*1. The clock cycle of the SCK clock (frequency fSCK) is 1 / fSCK s. This clock cycle is determined by a combination of
several AC characteristics. Note that the clock cycle cannot be set as (1 / fSCK) = tLOW (min.) tHIGH (min.) by
minimizing the SCK clock cycle time.
*2. These are values of sample and not 100% tested.
Table 20
Ta = 40°C to 125°C
Item
Symbol
tPR
VCC = 2.5 V to 5.5 V
Unit
ms
Min.
Max.
4.0
－
Write time
8
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
2. S-25A640B
Table 21 Measurement Conditions
Input pulse voltage
0.2 VCC to 0.8 VCC
0.5 VCC
100 pF
Output reference voltage
Output load
Table 22
Ta = 40°C to 125°C
Item
Symbol
VCC = 2.5 V to 5.5 V
Unit
Min.
Max.
6.5
－
－
65
65
65
65
65
SCK clock frequency
fSCK
MHz
ns
tCSS.CL
tCSS.CH
tCDS
CS setup time during CS falling
CS setup time during CS rising
CS deselect time
－
－
－
－
ns
ns
tCSH.CL
tCSH.CH
ns
CS hold time during CS falling
ns
CS hold time during CS rising
SCK clock time "H" *1
SCK clock time "L"*1
Rising time of SCK clock*2
Falling time of SCK clock*2
SI data input setup time
SI data input hold time
－
－
1
tHIGH
tLOW
tRSK
tFSK
tDS
65
65
－
－
15
20
ns
ns
s
s
ns
ns
1
－
－
tDH
－
－
－
－
tSKH.HH
tSKH.HL
tSKS.HL
tSKS.HH
45
30
0
ns
ns
ns
ns
SCK "L" hold time during HOLD rising
SCK "L" hold time during HOLD falling
SCK "L" setup time during HOLD falling
0
SCK "L" setup time during HOLD rising
Disable time of SO output*2
Delay time of SO output
－
－
0
－
－
tOZ
tOD
tOH
tRO
tFO
75
50
－
30
30
ns
ns
ns
ns
ns
Hold time of SO output
Rising time of SO output*2
Falling time of SO output*2
Disable time of SO output during HOLD falling*2
Delay time of SO output during HOLD rising*2
WP setup time
－
－
0
tOZ.HL
tOD.HH
tWS1
75
50
－
－
－
－
ns
ns
ns
ns
ns
ns
tWH1
tWS2
0
WP hold time
0
WP release / setup time
tWH2
20
WP release / hold time
*1. The clock cycle of the SCK clock (frequency fSCK) is 1 / fSCK s. This clock cycle is determined by a combination of
several AC characteristics. Note that the clock cycle cannot be set as (1 / fSCK) = tLOW (min.) tHIGH (min.) by minimizing
the SCK clock cycle time.
*2. These are values of sample and not 100% tested.
Table 23
Ta = 40°C to 125°C
Item
Symbol
tPR
VCC = 2.5 V to 5.5 V
Unit
ms
Min.
Max.
5.0
－
Write time
9
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
tCDS
CS
t
CSH.CL
t
CSS.CH
t
CSS.CL
tCSH.CH
SCK
SI
t
DS
tDH
t
RSK
t
FSK
MSB IN
LSB IN
High-Z
SO
Figure 5 Serial Input Timing
CS
t
SKS.HL
t
SKH.HL
tSKH.HH
SCK
SI
t
SKS.HH
tOZ.HL
t
OD.HH
SO
HOLD
Figure 6 Hold Timing
10
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
t
SCK
CS
tOZ
t
HIGH
SCK
t
LOW
ADDR
LSB IN
SI
t
OD
t
OD
t
OH
tOH
SO
LSB OUT
t
t
RO
FO
Figure 7 Serial Output Timing
t
WS1
tWH1
CS
WP
Figure 8 Valid Timing in Write Protect
t
WS2
tWH2
CS
WP
Figure 9 Invalid Timing in Write Protect
11
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Pin Functions
1. CS (chip select input) pin
This is an input pin to set a chip in the select status. In the "H" input level, this IC is in the non-select status and its
output is "High-Z". This IC is in standby as long as it is not in write inside. This IC goes in active by setting the chip
select to "L". Input any instruction code after power-on and a falling of chip select.
2. SI (serial data input) pin
This pin is to input serial data. This pin receives an instruction code, an address and write data. This pin latches data
at rising edge of serial clock.
3. SO (serial data output) pin
This pin is to output serial data. The data output changes at falling edge of serial clock.
4. SCK (serial clock input) pin
This is a clock input pin to set the timing of serial data. An instruction code, an address and write data are received at
a rising edge of clock. Data is output during falling edge of clock.
5. WP (write protect input) pin
Write protect is purposed to protect the area size against the write instruction (BP1, BP0 in the status register). Fix
this pin "H" or "L" not to set it in the floating state.
Refer to " Protect Operation" for details.
6. HOLD (hold input) pin
This pin is used to pause serial communications without setting this IC in the non-select status.
In the hold status, the serial output goes in "High-Z", the serial input and the serial clock go in "Don't care". During the
hold operation, be sure to set this IC in active by setting the chip select ( CS pin) to "L".
Refer to " Hold Operation" for details.
Initial Delivery State
Initial delivery state of all addresses is "FFh".
Moreover, initial delivery state of the status register nonvolatile memory is as follows.
SRWD = 0
BP1 = 0
BP0 = 0
12
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Instruction Set
Table 24 is the list of instruction for This IC. The instruction is able to be input by changing the CS pin "H" to "L". Input
the instruction in the MSB first. Each instruction code is organized with 1-byte as shown below. If This IC receives any
invalid instruction code, this IC goes in the non-select status.
Table 24 Instruction Set
Instruction Code
Address
Data
Instruction
Operation
Write enable
SCK Input Clock
1 to 8
SCK Input Clock
SCK Input Clock
SCK Input Clock
9 to 16
－
17 to 24
25 to 32
－
－
－
－
WREN
WRDI
0000 0110
0000 0100
－
Write disable
Read the status
register
b7 to b0 output*1
－
－
－
RDSR
WRSR
0000 0101
0000 0001
Write in the status
register
－
b7 to b0 input
READ
Read memory data
Write memory data
0000 0011
0000 0010
A15 to A8*2
A15 to A8*2
A7 to A0
A7 to A0
D7 to D0 output*3
D7 to D0 input
WRITE
*1. Sequential data reading is possible.
*2. The higher addresses A15 to A13 = Don't care.
*3. After outputting data in the specified address, data in the following address is output.
Operation
1. Status register
The status register's organization is below. The status register can write and read by a specific instruction.
b7
b6
0
b5
0
b4
0
b3
b2
b1
b0
SRWD
BP1
BP0
WEL
WIP
Status Register Write Disable
Block Protect
Write Enable Latch
Write In Progress
Figure 10 Organization of Status Register
The status / control bits of the status register are as follows.
1. 1 SRWD (b7) : Status Register Write Disable
Bit SRWD operates in conjunction with the write protect signal ( WP ). With a combination of bit SRWD and signal
WP (SRWD = "1", WP = "L"), this IC goes in Hardware Protect status. In this case, the bits composed of the
nonvolatile memory in the status register (SRWD, BP1, BP0) go in read only, so that the WRSR instruction is not
be performed.
13
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
1. 2 BP1, BP0 (b3, b2) : Block Protect
Bit BP1 and BP0 are composed of the nonvolatile memory. The area size of Software Protect against WRITE
instruction is defined by them. Rewriting these bits is possible by the WRSR instruction. To protect the memory
area against the WRITE instruction, set either or both of bit BP1 and BP0 to "1". Rewriting bit BP1 and BP0 is
possible unless they are in Hardware Protect mode. Refer to " Protect Operation" for details of Block Protect.
1. 3 WEL (b1) : Write Enable Latch
Bit WEL shows the status of internal Write Enable Latch. Bit WEL is set by the WREN instruction only. If bit WEL
is "1", this is the status that Write Enable Latch is set. If bit WEL is "0", Write Enable Latch is in reset, so that this
IC does not receive the WRITE or WRSR instruction. Bit WEL is reset after these operations;
The power supply voltage is dropping
At power-on
After performing WRDI
After the completion of write operation by the WRSR instruction
After the completion of write operation by the WRITE instruction
1. 4 WIP (b0) : Write In Progress
Bit WIP is read only and shows whether the internal memory is in the write operation or not by the WRITE or
WRSR instruction. Bit WIP is "1" during the write operation but "0" during any other status. Figure 11 shows the
usage example.
CS
SI
WRITE or WRSR instruction
RDSR instruction
RDSR instruction
RDSR
RDSR instruction
RDSR
RDSR
D2 D1D0
S
R
W
D
S
R
W
D
S
B B
P P
1 0
B B
P P
1 0
B B
P P
1 0
R
W
D
SO
000
000
WEL, WIP
000
WEL, WIP
11
00
11
WEL, WIP
tPR
Figure 11 Usage Example of WEL, WIP Bits during Write
2. Write enable (WREN)
Before writing data (WRITE and WRSR), be sure to set bit Write Enable Latch (WEL). This instruction is to set bit
WEL. Its operation is below.
After selecting this IC by the chip select ( CS ), input the instruction code from serial data input (SI). To set bit WEL,
set this IC in the non-select status by CS at the 8th clock of the serial clock (SCK). To cancel the WREN instruction,
input the clock different from a specified value (n = 8 clock) while CS is in "L".
14
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
Instruction
High-Z
SO
Figure 12 WREN Operation
3. Write disable (WRDI)
The WRDI instruction is one of ways to reset bit Write Enable Latch (WEL). After selecting this IC by the chip select
( CS ), input the instruction code from serial data input (SI).
To reset bit WEL, set this IC in the non-select status by CS at the 8th clock of the serial clock.
To cancel the WRDI instruction, input the clock different from a specified value (n = 8 clock) while CS is in "L".
Bit WEL is reset after the operations shown below.
The power supply voltage is dropping
At power-on
After performing WRDI
After the completion of write operation by the WRSR instruction
After the completion of write operation by the WRITE instruction
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
Instruction
High-Z
SO
Figure 13 WRDI Operation
15
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
4. Read the status register (RDSR)
Reading data in the status register is possible by the RDSR instruction. During the write operation, it is possible to
confirm the progress by checking bit WIP.
Set the chip select ( CS ) "L" first. After that, input the instruction code from serial data input (SI). The status of bit in
the status register is output from serial data output (SO). Sequential read is available for the status register. To stop
the read cycle, set CS to "H".
It is possible to read the status register always. The bits in it are valid and can be read by RDSR even in the write
cycle.
The 2 bits WEL and WIP are updated during the write cycle. The updated nonvolatile bits SRWD, BP1 and BP0 can
be acquired by performing a new RDSR instruction after verifying the completion of the write cycle.
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Instruction
Outputs Data in the Status Register
b6 b5 b4 b3 b2 b1 b0
High-Z
SO
b7
b7
Figure 14 RDSR Operation
5. Write in the status register (WRSR)
The values of status register (SRWD, BP1, BP0) can be rewritten by inputting the WRSR instruction. But b6, b5, b4,
b1, b0 of status register cannot be rewritten. b6 to 4 are always data "0" when reading the status register.
Before inputting the WRSR instruction, set bit WEL by the WREN instruction. The operation of WRSR is shown
below.
Set the chip select ( CS ) "L" first. After that, input the instruction code and data from serial data input (SI). To start
WRSR write (tPR), set the chip select ( CS ) to "H" after inputting data or before inputting a rising of the next serial
clock. It is possible to confirm the operation status by reading the value of bit WIP during WRSR write. Bit WIP is "1"
during write, "0" during any other status. Bit WEL is reset when write is completed.
With the WRSR instruction, the values of BP1 and BP0; which determine the area size the users can handle as the
read only memory; can be changed. Besides bit SRWD can be set or reset by the WRSR instruction depending on
the status of write protect ( WP ). With a combination of bit SRWD and write protect ( WP ), this IC can be set in
Hardware Protect mode (HPM). In this case, the WRSR instruction is not be performed (Refer to " Protect
Operation").
Bit SRWD and BP1, BP0 keep the value which is the one prior to the WRSR instruction during the WRSR instruction.
The newly updated value is changed when the WRSR instruction has completed.
To cancel the WRSR instruction, input the clock different from a specified value (n = 16 clock) while CS is in "L".
16
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Instruction
Inputs Data in the Status Register
b6 b5 b4 b3 b2 b1 b0
b7
High-Z
SO
Figure 15 WRSR Operation
6. Read memory data (READ)
The READ operation is shown below. Input the instruction code and the address from serial data input (SI) after
inputting "L" to the chip select ( CS ). The input address is loaded to the internal address counter, and data in the
address is output from the serial data output (SO).
Next, by inputting the serial clock (SCK) keeping the chip select ( CS ) in "L", the address is automatically
incremented so that data in the following address is sequentially output. The address counter rolls over to the first
address by increment in the last address.
To finish the read cycle, set CS to "H". It is possible to raise the chip select always during the cycle. During write,
the READ instruction code is not be accepted or operated.
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
9
10
11
21
22
23
24
25
26
27
28
29
30
31
32
Instruction
16-bit Address
A15 A14 A13
A3 A2 A1 A0
Outputs
the Second
Outputs the First Byte
High-Z
SO
D7 D6 D5 D4 D3 D2 D1 D0 D7
Remark The higher addresses A15 to A13 = Don't care.
Figure 16 READ Operation
17
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
7. Write memory data (WRITE)
Figure 17 shows the timing chart when inputting 1-byte data. Input the instruction code, the address and data from
serial data input (SI) after inputting "L" to the chip select ( CS ). To start WRITE (tPR), set the chip select ( CS ) to "H"
after inputting data or before inputting a rising of the next serial clock. Bit WIP and WEL are reset to "0" when write
has completed.
This IC can Page write of 32 bytes. Its function to transmit data is as same as Byte write basically, but it operates
Page write by receiving sequential 8-bit write data as much data as page size has. Input the instruction code, the
address and data from serial data input (SI) after inputting “L” in CS , as the WRITE operation (page) shown in
Figure 18. Input the next data while keeping CS in “L”. After that, repeat inputting data of 8-bit sequentially. At the
end, by setting CS to “H”, the WRITE operation starts (tPR).
5 of the lower bits in the address are automatically incremented every time when receiving write data of 8-bit. Thus,
even if write data exceeds 32 bytes, the higher bits in the address do not change. And 5 of lower bits in the address
roll over so that write data which is previously input is overwritten.
These are cases when the WRITE instruction is not accepted or operated.
Bit WEL is not set to "1" (not set to "1" beforehand immediately before the WRITE instruction)
During WRITE operation
The address to be written is in the protect area by BP1 and BP0
To cancel the WRITE instruction, input the clock different from a specified value (n = 24 m 8 clock) while CS is
in "L".
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
9
10
11
21
22
23
24
25
26
27
28
29
30
31
32
Instruction
16-bit Address
Data Byte 1
A15 A14 A13
A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
High-Z
SO
Remark The higher addresses A15 to A13 = Don't care.
Figure 17 WRITE Operation (1 Byte)
18
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
CS
WP
SCK
SI
High / Low
1
2
3
4
5
6
7
8
9
10 11
22 23 24 25 26 27 28 29 30 31 32
Instruction
16-bit Address (n)
Data Byte (n)
Data Byte (n + x)
A15 A14 A13
A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
D4 D3 D2 D1 D0
High-Z
SO
Remark The higher addresses A15 to A13 = Don't care.
Figure 18 WRITE Operation (Page)
Protect Operation
Table 25 shows the block settings of write protect. Table 26 shows the protect operation for this IC. As long as bit SRWD,
the Status Register Write Disable bit, in the status register is reset to "0" (it is in reset before the shipment), the value of
status register can be changed.
These are two statues when bit SRWD is set to "1".
Write in the status register is possible; write protect ( WP ) is in "H".
Write in the status register is impossible; write protect ( WP ) is in "L". Therefore the write protect area which is set
by protect bit (BP1, BP0) in the status register cannot be changed.
These operations are to set Hardware Protect (HPM).
After setting bit SRWD, set write protect ( WP ) to "L".
Set bit SRWD completed setting write protect ( WP ) to "L".
The timing during the cycle write to the status register is showed in "Figure 8 Valid Timing in Write Protect" and
"Figure 9 Invalid Timing in Write Protect".
By inputting "H" to write protect ( WP ), Hardware Protect (HPM) is released. If the write protect ( WP ) is "H", Hardware
Protect (HPM) does not function, Software Protect (SPM) which is set by the protect bits in the status register (BP1, BP0)
only works.
19
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Table 25 Block Settings of Write Protect
Status Register
Area of Write Protect
Address of Write Protect Block
BP1
0
BP0
0
0%
25%
50%
100%
None
0
1
1800h to 1FFFh
1000h to 1FFFh
0000h to 1FFFh
1
0
1
1
Table 26 Protect Operation
Mode
Bit SRWD Bit WEL Write Protect Block
General Block
Status Register
WP Pin
1
1
X
X
0
0
X
X
0
0
1
1
0
1
0
1
0
1
Write disable
Write disable
Write disable
Write disable
Write disable
Write disable
Write disable
Write enable
Write disable
Write enable
Write disable
Write enable
Write disable
Write enable
Write disable
Write enable
Write disable
Write disable
Software Protect
(SPM)
Hardware Protect
(HPM)
Remark X = Don't care
Hold Operation
The hold operation is used to pause serial communications without setting this IC in the non-select status. In the hold
status, the serial data output goes in "High-Z", and both of the serial data input and the serial clock go in "Don't care". Be
sure to set the chip select ( CS ) to "L" to set this IC in the select status during the hold status.
Generally, during the hold status, this IC holds the select status. But if setting this IC in the non-select status, the users
can finish the operation even in progress. Figure 19 shows the hold operation.
These are two statuses when the serial clock (SCK) is set to "L".
If setting hold (HOLD ) to "L", hold (HOLD ) is switched at the same time the hold status starts.
If setting hold (HOLD ) to "H", hold (HOLD ) is switched at the same time the hold status ends.
These are two statuses when the serial clock (SCK) is set to "H".
If setting hold (HOLD ) to "L", the hold status starts when the serial clock goes in "L" after hold (HOLD ) is switched.
If setting hold (HOLD ) to "H", the hold status ends when the serial clock goes in "L" after hold (HOLD ) is switched.
Hold status
Hold status
SCK
HOLD
Figure 19 Hold Operation
20
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
Write Protect Function during the Low Power Supply Voltage
This IC has a built-in detection circuit which operates with the low power supply voltage. This IC cancels the write
operation (WRITE, WRSR) when the power supply voltage drops and power-on, at the same time, goes in the write
protect status (WRDI) automatically to reset bit WEL.
To operate write, after the power supply voltage dropped once but rose to the voltage level which allows write again, be
sure to set the Write Enable Latch bit (WEL) before operating write (WRITE, WRSR).
In the write operation, data in the address written during the low power supply voltage is not assured.
In the S-25A640A, the detection voltage is 1.20 V typ., the release voltage is 1.35 V typ., and its hysteresis is approx.
0.15 V (Refer to Figure 20).
In the S-25A640B, the detection and the release voltages are 1.20 V typ. (Refer to Figure 21).
Hysteresis
approx. 0.15 V
Power supply voltage
Detection voltage (−VDET
)
Release voltage (+VDET)
1.20 V typ.
1.35 V typ.
Cancel the write instruction
Set in write protect (WRDI) automatically
Figure 20 Operation during the Low Power Supply Voltage (S-25A640A)
Power supply voltage
Detection voltage (−VDET
1.20 V typ.
)
Release voltage (+VDET)
1.20 V typ.
Cancel the write instruction
Set in write protect (WRDI) automatically
Figure 21 Operation during the Low Power Supply Voltage (S-25A640B)
Input Pin and Output Pin
1. Connection of input pin
All input pins in this IC have the CMOS structure. Do not set these pins in "High-Z" during operation when you design.
Especially, set the CS input pin in the non-select status "H" during power-on/off and standby. The error write does
not occur as long as the CS pin is in the non-select status "H". Set the CS pin to VCC via a resistor (the pull-up
resistor of 10 k to 100 k).
If the CS pin and the SCK pin change from "L" to "H" simultaneously, data may be input from the SI pin.
To prevent the error for sure, it is recommended to pull down the SCK pin to GND. In addition, it is recommended to
pull up the SI pin, the WP pin and the HOLD pin to VCC, or pull down these pins to GND, respectively. Connecting
the WP pin and the HOLD pin to VCC directly is also possible when these pins are not in use.
2. Equivalent circuit of input pin and output pin
Figure 22 and Figure 23 show the equivalent circuits of input pins in this IC. A pull-up and pull-down elements are
not included in each input pin, pay attention not to set it in the floating state when you design.
Figure 24 shows the equivalent circuit of the output pin. This pin has the tri-state output of "H" / "L" / "High-Z".
21
FOR AUTOMOTIVE 125°C OPERATION SPI SERIAL E2PROM
S-25A640A, S-25A640B
Rev.3.2_02
2. 1 Input pin
CS, SCK
Figure 22
, SCK Pin
CS
SI, WP, HOLD
Figure 23 SI,
,
Pin
WP HOLD
2. 2 Output pin
V
CC
SO
Figure 24 SO Pin
Precautions
Absolute maximum ratings: Do not operate these ICs in excess of the absolute maximum ratings (as listed on the
data sheet). Exceeding the supply voltage rating can cause latch-up. Perform operations after confirming the detailed
operation condition in the data sheet.
Operations with moisture on this IC's pins may occur malfunction by short-circuit between pins. Especially, in
occasions like picking this IC up from low temperature tank during the evaluation. Be sure that not remain frost on this
IC's pins to prevent malfunction by short-circuit.
Also attention should be paid in using on environment, which is easy to dew for the same reason.
Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic
protection circuit.
ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement of the
products including this IC upon patents owned by a third party.
22
5.02±0.2
8
5
1
4
0.20±0.05
1.27
0.4±0.05
No. FJ008-A-P-SD-2.2
SOP8J-D-PKG Dimensions
FJ008-A-P-SD-2.2
TITLE
No.
ANGLE
UNIT
mm
ABLIC Inc.
4.0±0.1(10 pitches:40.0±0.2)
2.0±0.05
ø1.55±0.05
0.3±0.05
8.0±0.1
ø2.0±0.05
2.1±0.1
6.7±0.1
8
5
1
4
Feed direction
No. FJ008-D-C-SD-1.1
SOP8J-D-Carrier Tape
FJ008-D-C-SD-1.1
TITLE
No.
ANGLE
UNIT
mm
ABLIC Inc.
60°
2±0.5
13.5±0.5
Enlarged drawing in the central part
ø21±0.8
2±0.5
ø13±0.2
No. FJ008-D-R-S2-1.0
SOP8J-D-Reel
TITLE
FJ008-D-R-S2-1.0
No.
ANGLE
UNIT
mm
ABLIC Inc.
+0.3
-0.2
3.00
5
8
1
4
0.17±0.05
0.2±0.1
0.65
No. FT008-A-P-SD-1.2
TSSOP8-E-PKG Dimensions
FT008-A-P-SD-1.2
TITLE
No.
ANGLE
UNIT
mm
ABLIC Inc.
4.0±0.1
2.0±0.05
ø1.55±0.05
0.3±0.05
+0.1
-0.05
8.0±0.1
ø1.55
(4.4)
+0.4
-0.2
6.6
8
1
4
5
Feed direction
No. FT008-E-C-SD-1.0
TITLE
TSSOP8-E-Carrier Tape
FT008-E-C-SD-1.0
No.
ANGLE
UNIT
mm
ABLIC Inc.
13.4±1.0
17.5±1.0
Enlarged drawing in the central part
ø21±0.8
2±0.5
ø13±0.5
No. FT008-E-R-S2-1.0
TITLE
TSSOP8-E-Reel
FT008-E-R-S2-1.0
No.
ANGLE
UNIT
mm
ABLIC Inc.
2.90±0.2
8
5
1
4
0.13±0.1
0.2±0.1
0.65±0.1
No. FM008-A-P-SD-1.2
TMSOP8-A-PKG Dimensions
FM008-A-P-SD-1.2
TITLE
No.
ANGLE
UNIT
mm
ABLIC Inc.
2.00±0.05
4.00±0.1
1.00±0.1
4.00±0.1
+0.1
-0
1.5
1.05±0.05
0.30±0.05
3.25±0.05
1
8
4
5
Feed direction
No. FM008-A-C-SD-2.0
TMSOP8-A-Carrier Tape
FM008-A-C-SD-2.0
TITLE
No.
ANGLE
UNIT
mm
ABLIC Inc.
16.5max.
13.0±0.3
Enlarged drawing in the central part
13±0.2
(60°)
(60°)
No. FM008-A-R-SD-1.0
TMSOP8-A-Reel
FM008-A-R-SD-1.0
TITLE
No.
4,000
QTY.
ANGLE
UNIT
mm
ABLIC Inc.
Disclaimers (Handling Precautions)
1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and
application circuit examples, etc.) is current as of publishing date of this document and is subject to change without
notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of
any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products
described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other
right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described
herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute
maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to
the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they
are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related
laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of
weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands
caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear,
biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human
life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control
systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment,
aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by
ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of
the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should
therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread
prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social
damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are
allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the
product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy
metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be
careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information
described herein does not convey any license under any intellectual property rights or any other rights belonging to
ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this
document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express
permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales
representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into
the English language and the Chinese language, shall be controlling.
2.4-2019.07
www.ablic.com
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明