S-82F1CAA-A8T2U [ABLIC]
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN;
| 型号： | S-82F1CAA-A8T2U |
| 厂家： | 
ABLIC |
| 描述： | BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN 监视器 |
| 文件： | 总35页 (文件大小：522K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
S-82F1C Series
BATTERY PROTECTION IC FOR 1 CELL PACK
WITH LOAD MONITORING PIN
www.ablic.com
© ABLIC Inc., 2018-2019
Rev.1.2_00
The S-82F1C Series is a protection IC for lithium-ion / lithium polymer rechargeable batteries, which includes high-accuracy
voltage detection circuits and delay circuits. It is suitable for protecting 1-cell lithium-ion / lithium polymer rechargeable
battery packs from overcharge, overdischarge, and overcurrent.
By using an external overcurrent detection resistor, the S-82F1C Series realizes high-accuracy overcurrent protection with
less effect from temperature change.
The S-82F1C Series has a load monitoring pin (VM2 pin) allowing for discharge overcurrent status release through
determination of VM2 pin voltage drops.
Features
• High-accuracy voltage detection circuit
Overcharge detection voltage
Overcharge release voltage
3.500 V to 4.600 V (5 mV step)
3.100 V to 4.600 V*1
2.000 V to 3.000 V (10 mV step)
2.000 V to 3.400 V*2
0.003 V to 0.100 V (1 mV step)
0.010 V to 0.100 V (1 mV step)
0.020 V to 0.100 V (1 mV step)
−0.100 V to −0.003 V (1 mV step)
Accuracy 15 mV
Accuracy 50 mV
Accuracy 50 mV
Accuracy 75 mV
Accuracy 1.5 mV
Accuracy 3 mV
Accuracy 5 mV
Accuracy 1.5 mV
Overdischarge detection voltage
Overdischarge release voltage
Discharge overcurrent detection voltage 1
Discharge overcurrent detection voltage 2
Load short-circuiting detection voltage
Charge overcurrent detection voltage
• Detection delay times are generated only by an internal circuit (external capacitors are unnecessary)
• Discharge overcurrent control function
Release condition of discharge overcurrent status: Load disconnection
Release voltage of discharge overcurrent status: VRIOV = VDD × 0.8 (typ.)
• 0 V battery charge:
Enabled, inhibited
• Power-down function:
• High-withstand voltage:
• Wide operation temperature range:
• Low current consumption
During operation:
Available, unavailable
VM1 pin, VM2 pin, and CO pin: Absolute maximum rating 28 V
Ta = −40°C to +85°C
2.0 μA typ., 4.0 μA max. (Ta = +25°C)
50 nA max. (Ta = +25°C)
During power-down:
During overdischarge:
0.5 μA max. (Ta = +25°C)
• Lead-free (Sn 100%), halogen-free
*1. Overcharge release voltage = Overcharge detection voltage − Overcharge hysteresis voltage
(Overcharge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.4 V in 50 mV step.)
*2. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage
(Overdischarge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 100 mV step.)
Applications
• Lithium-ion rechargeable battery pack
• Lithium polymer rechargeable battery pack
Package
• HSNT-8(1616)
1
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Block Diagram
VDD
Overdischarge
detection comparator
DO
Overcharge
detection comparator
Discharge overcurrent
detection 1 comparator
VSS
Discharge overcurrent
detection 2 comparator
Control logic
Delay circuit
Oscillator
Load short-circuiting
detection comparator
Charge overcurrent
detection comparator
VINI
VM2
CO
VM1
Figure 1
2
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Product Name Structure
1. Product name
S-82F1C xx - A8T2
U
Environmental code
U:
Lead-free (Sn 100%), halogen-free
Package abbreviation and IC packing specifications*1
A8T2: HSNT-8(1616), Tape
Serial code*2
Sequentially set from AA to ZZ
*1. Refer to the tape drawing.
*2. Refer to "3. Product name list".
2. Package
Table 1 Package Drawing Codes
Package Name
HSNT-8(1616)
Dimension
PY008-A-P-SD
Tape
PY008-A-C-SD
Reel
PY008-A-R-SD
Land
PY008-A-L-SD
3. Product name list
3. 1 HSNT-8(1616)
Table 2 (1 / 2)
Discharge
Overcurrent Overcurrent
Detection
Voltage 1
Discharge Load Short-
Charge
Overcurrent
Detection
Voltage
Overcharge Overcharge Overdischarge Overdischarge
circuiting
Detection
Voltage
Detection
Voltage
Release
Voltage
Detection
Voltage
Release
Voltage
Product Name
Detection
Voltage 2
[VCU
]
[VCL
]
[VDL
]
[VDU]
[VDIOV1
]
[VDIOV2
]
[VSHORT
]
[VCIOV]
S-82F1CAA-A8T2U
S-82F1CAB-A8T2U
S-82F1CAD-A8T2U
4.500 V
4.530 V
4.480 V
4.350 V
4.380 V
4.280 V
2.100 V
2.350 V
2.300 V
2.300 V
2.550 V
2.700 V
0.014 V
0.014 V
0.021V
0.020 V
0.020 V
0.040 V
0.068 V
0.050 V
0.060 V
−0.016 V
−0.020 V
−0.023 V
Table 2 (2 / 2)
0 V Battery Charge*2
Delay Time
Product Name
Power-down Function*3
Unavailable
Combination*1
S-82F1CAA-A8T2U
S-82F1CAB-A8T2U
S-82F1CAD-A8T2U
(1)
(1)
(2)
Inhibited
Inhibited
Enabled
Unavailable
Unavailable
*1. Refer to Table 3 about the details of the delay time combinations.
*2. 0 V battery charge: Enabled, inhibited
*3. Power-down function: Available, unavailable
Remark Please contact our sales representatives for products other than the above.
3
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Table 3
Discharge
Overcurrent
Detection
Discharge
Overcurrent
Detection
Load Short-
circuiting
Detection
Delay Time
Charge
Overcurrent
Detection
Overcharge
Detection
Delay Time
Overdischarge
Detection
Delay Time
[tDL]
Delay Time
Combination
Delay Time 1
Delay Time 2
Delay Time
[tCU
]
[tDIOV1
]
[tDIOV2
]
[tSHORT
]
[tCIOV]
(1)
(2)
1.0 s
64 ms
64 ms
3.75 s
16 ms
16 ms
4 ms
280 μs
530 μs
32 ms
16 ms
512 ms
Remark The delay times can be changed within the range listed in Table 4. For details, please contact our sales
representatives.
Table 4
Delay Time
Symbol
tCU
Selection Range
Remark
Overcharge detection
delay time
Select a value
from the left.
256 ms
32 ms
512 ms
64 ms
1.0 s
−
−
−
−
−
−
Overdischarge detection
delay time
Select a value
from the left.
tDL
128 ms
8 ms
16 ms
1.0 s
32 ms
2.0 s
64 ms
3.0 s
128 ms
3.75 s
256 ms
4.0 s
Discharge overcurrent
detection delay time 1
Discharge overcurrent
detection delay time 2
Load short-circuiting
detection delay time
Charge overcurrent
detection delay time
Select a value
from the left.
tDIOV1
tDIOV2
tSHORT
tCIOV
512 ms
Select a value
from the left.
4 ms
280 μs
4 ms
8 ms
530 μs
8 ms
16 ms
−
32 ms
−
64 ms
−
128 ms
−
Select a value
from the left.
Select a value
from the left.
16 ms
32 ms
64 ms
128 ms
4
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Pin Configuration
1. HSNT-8(1616)
Table 5
Top view
Pin No.
Symbol
VM2
Description
1
4
8
5
1
2
Load monitoring pin
VM1
CO
Input pin for external negative voltage
Connection pin of charge control FET gate
(CMOS output)
3
4
Bottom view
8
5
1
4
Connection pin of discharge control FET gate
(CMOS output)
DO
5
6
7
8
VSS
VDD
VINI
NC*2
Input pin for negative power supply
Input pin for positive power supply
Overcurrent detection pin
No connection
*1
Figure 2
*1. Connect the heat sink of backside at shadowed area to the board, and set electric potential open or VDD
.
However, do not use it as the function of electrode.
*2. The NC pin is electrically open.
The NC pin can be connected to VDD pin or VSS pin.
5
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Absolute Maximum Ratings
Table 6
(Ta = +25°C unless otherwise specified)
Item
Input voltage between VDD pin and VSS pin
VINI pin input voltage
Symbol
VDS
Applied Pin
Absolute Maximum Rating
VSS − 0.3 to VSS + 6
VDD − 6 to VDD + 0.3
VDD − 28 to VDD + 0.3
VDD − 28 to VDD + 0.3
VSS − 0.3 to VDD + 0.3
VDD − 28 to VDD + 0.3
−40 to +85
Unit
V
VDD
VINI
VM1
VM2
DO
CO
−
VVINI
VVM1
VVM2
VDO
VCO
Topr
V
VM1 pin input voltage
V
VM2 pin input voltage
V
DO pin output voltage
V
CO pin output voltage
V
Operation ambient temperature
Storage temperature
°C
°C
−
Tstg
−55 to +125
Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical
damage. These values must therefore not be exceeded under any conditions.
Thermal Resistance Value
Table 7
Item
Symbol
Condition
Board A
Min.
−
−
−
−
Typ.
214
172
−
−
−
Max.
Unit
−
−
−
−
−
°C/W
°C/W
°C/W
°C/W
°C/W
Board B
HSNT-8(1616) Board C
Board D
Junction-to-ambient thermal resistance*1 θJA
Board E
−
*1. Test environment: compliance with JEDEC STANDARD JESD51-2A
Remark Refer to " Power Dissipation" and "Test Board" for details.
6
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Electrical Characteristics
1. Ta = +25°C
Table 8
Condition
−
(Ta = +25°C unless otherwise specified)
Test
Circuit
Item
Symbol
Min.
Typ.
Max.
Unit
Detection Voltage
Overcharge detection voltage
VCU
VCL
VDL
VDU
VCU
VCL
VCL
VDL
VDU
VDU
−
−
−
−
−
−
0.015
VCU
VCL
VCU
+
+
+
+
+
+
0.015
V
V
V
V
V
V
V
V
V
V
V
1
1
1
2
2
2
2
2
2
2
2
VCL
≠
VCU
0.050
0.020
0.050
0.075
0.050
VCL
VCL
VDL
VDU
VDU
0.050
0.015
0.050
0.075
0.050
Overcharge release voltage
Overdischarge detection voltage
Overdischarge release voltage
VCL = VCU
VCL
−
VDL
VDL
≠
VDU
VDU
VDL = VDU
VDU
Discharge overcurrent detection voltage 1
Discharge overcurrent detection voltage 2
Load short-circuiting detection voltage
Charge overcurrent detection voltage
Discharge overcurrent release voltage
0 V Battery Charge
VDIOV1
VDIOV2
VSHORT
VCIOV
−
−
−
−
VDIOV1
VDIOV2
VSHORT
−
−
0.0015
VDIOV1
VDIOV2
VSHORT
VCIOV
VDIOV1
VDIOV2
VSHORT
+ 0.0015
+
0.003
0.005
0.003
−
+ 0.005
0.0015
VCIOV
VDD
−
×
0.0015
VCIOV
VDD
+
VRIOV
VDD = 3.4 V
0.77
VDD
×
0.80
× 0.83
0 V battery charge
enabled
0 V battery charge starting charger voltage
V0CHA
0.7
0.9
1.1
1.2
1.5
1.5
V
V
4
2
0 V battery charge
inhibited
0 V battery charge inhibition battery voltage V0INH
Internal Resistance
Resistance between VDD pin and VM1 pin
Resistance between VDD pin and VM2 pin
RVM1D
RVM2D
VDD = 1.8 V, VVM1 = 0 V
VDD = 1.8 V, VVM2 = 0 V
500
500
1250
1250
2500
2500
k
k
Ω
Ω
3
3
V
V
DD = 3.4 V,
VM2 = 1.0 V
Resistance between VM2 pin and VSS pin
RVM2S
5
10
15
k
Ω
3
Input Voltage
Operation voltage between VDD pin and
VSS pin
VDSOP1
VDSOP2
−
−
1.5
1.5
−
−
6.0
28
V
−
−
Operation voltage between VDD pin and
VM1 and VM2 pins
V
Input Current
V
V
V
DD = 3.4 V,
VM1 = VVM2 = 0 V
DD = VVM1 = VVM2
Current consumption during operation
Current consumption during power-down
Current consumption during overdischarge
IOPE
IPDN
IOPED
−
−
−
2.0
−
4.0
0.05
0.5
μ
A
A
A
3
3
3
=
=
μ
μ
1.5 V
V
1.5 V
DD = VVM1 = VVM2
−
Output Resistance
CO pin resistance "H"
CO pin resistance "L"
DO pin resistance "H"
DO pin resistance "L"
Delay Time
RCOH
RCOL
RDOH
RDOL
−
−
−
−
5
5
5
1
10
10
10
2
20
20
20
4
k
k
k
k
Ω
Ω
Ω
Ω
4
4
4
4
Overcharge detection delay time
Overdischarge detection delay time
tCU
tDL
−
−
−
−
−
−
tCU
tDL
×
×
×
0.7
0.7
tCU
tDL
tCU
tDL
×
×
×
1.3
1.3
−
5
5
5
5
5
5
−
−
−
−
−
Discharge overcurrent detection delay time 1 tDIOV1
Discharge overcurrent detection delay time 2 tDIOV2
tDIOV1
tDIOV2
tSHORT
0.75
0.7
tDIOV1
tDIOV2
tSHORT
tCIOV
tDIOV1
tDIOV2
tSHORT
1.25
1.3
×
×
Load short-circuiting detection delay time
Charge overcurrent detection delay time
tSHORT
tCIOV
×
0.7
×
1.3
tCIOV
×
0.7
tCIOV ×
1.3
7
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
2. Ta = −20°C to +60°C*1
Table 9
(Ta = −20°C to +60°C*1 unless otherwise specified)
Test
Circuit
Item
Symbol
Condition
Min.
Typ.
Max.
Unit
Detection Voltage
Overcharge detection voltage
Overcharge release voltage
Overdischarge detection voltage
Overdischarge release voltage
VCU
VCL
VDL
VDU
−
VCU
VCL
VCL
VDL
VDU
VDU
−
−
−
−
−
−
0.020
VCU
VCL
VCU
+
+
+
+
+
+
0.020
V
V
V
V
V
V
V
V
V
V
V
1
1
1
2
2
2
2
2
2
2
2
VCL
≠
VCU
0.065
0.025
0.060
0.085
0.060
VCL
VCL
VDL
VDU
VDU
0.057
0.020
0.055
0.080
0.055
VCL = VCU
VCL
−
VDL
VDL
≠
VDU
VDU
VDL = VDU
VDU
Discharge overcurrent detection voltage 1
Discharge overcurrent detection voltage 2
Load short-circuiting detection voltage
Charge overcurrent detection voltage
Discharge overcurrent release voltage
0 V Battery Charge
VDIOV1
VDIOV2
VSHORT
VCIOV
−
−
−
−
VDIOV1
VDIOV2
VSHORT
−
−
0.002
0.003
0.005
VDIOV1
VDIOV2
VSHORT
VCIOV
VDIOV1
VDIOV2
VSHORT
+
+
+
0.002
0.003
0.005
−
VCIOV
VDD
−
×
0.002
0.77
VCIOV
VDD
+
×
0.002
0.83
VRIOV
VDD = 3.4 V
VDD
×
0.80
0 V battery charge
enabled
0 V battery charge starting charger voltage
V0CHA
0.5
0.7
1.1
1.2
1.7
1.7
V
V
4
2
0 V battery charge
inhibited
0 V battery charge inhibition battery voltage V0INH
Internal Resistance
Resistance between VDD pin and VM1 pin RVM1D
Resistance between VDD pin and VM2 pin RVM2D
VDD = 1.8 V, VVM1 = 0 V
VDD = 1.8 V, VVM2 = 0 V
250
250
1250
1250
3500
3500
k
k
Ω
Ω
3
3
V
V
DD = 3.4 V,
VM2 = 1.0 V
Resistance between VM2 pin and VSS pin
RVM2S
3.5
10
20
k
Ω
3
Input Voltage
Operation voltage between VDD pin and
VSS pin
VDSOP1
VDSOP2
−
1.5
1.5
−
−
6.0
28
V
−
−
Operation voltage between VDD pin and
VM1 and VM2 pins
−
V
Input Current
V
V
V
DD = 3.4 V,
VM1 = VVM2 = 0 V
DD = VVM1 = VVM2
Current consumption during operation
Current consumption during power-down
Current consumption during overdischarge
IOPE
IPDN
IOPED
−
−
−
2.0
−
5.0
0.1
1.0
μ
A
A
A
3
3
3
=
=
μ
μ
1.5 V
V
1.5 V
DD = VVM1 = VVM2
−
Output Resistance
CO pin resistance "H"
CO pin resistance "L"
DO pin resistance "H"
DO pin resistance "L"
Delay Time
RCOH
RCOL
RDOH
RDOL
−
−
−
−
2.5
2.5
2.5
0.5
10
10
10
2
30
30
30
6
k
k
k
k
Ω
Ω
Ω
Ω
4
4
4
4
Overcharge detection delay time
Overdischarge detection delay time
tCU
tDL
−
−
−
−
−
−
tCU
tDL
×
×
×
0.6
0.6
tCU
tDL
tCU
tDL
×
×
×
1.4
1.4
−
5
5
5
5
5
5
−
−
−
−
−
Discharge overcurrent detection delay time 1 tDIOV1
Discharge overcurrent detection delay time 2 tDIOV2
tDIOV1
tDIOV2
tSHORT
0.65
0.6
tDIOV1
tDIOV2
tSHORT
tCIOV
tDIOV1
tDIOV2
tSHORT
1.35
1.4
×
×
Load short-circuiting detection delay time
Charge overcurrent detection delay time
tSHORT
tCIOV
×
0.6
×
1.4
tCIOV
×
0.6
tCIOV ×
1.4
*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed
by design, not tested in production.
8
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
3. Ta = −40°C to +85°C*1
Table 10
Condition
−
(Ta = −40°C to +85°C*1 unless otherwise specified)
Test
Item
Symbol
Min.
Typ.
Max.
Unit Circuit
Detection Voltage
Overcharge detection voltage
Overcharge release voltage
Overdischarge detection voltage
Overdischarge release voltage
VCU
VCL
VDL
VDU
VCU
VCL
VCL
VDL
VDU
VDU
−
−
−
−
−
−
0.045
VCU
VCL
VCU
+
+
+
+
+
+
0.030
V
V
V
V
V
V
V
V
V
V
V
1
1
1
2
2
2
2
2
2
2
2
VCL
≠
VCU
0.080
0.050
0.080
0.105
0.080
VCL
VCL
VDL
VDU
VDU
0.060
0.030
0.060
0.085
0.060
VCL = VCU
VCL
−
VDL
VDL
≠
VDU
VDU
VDL = VDU
VDU
Discharge overcurrent detection voltage 1
Discharge overcurrent detection voltage 2
Load short-circuiting detection voltage
Charge overcurrent detection voltage
Discharge overcurrent release voltage
0 V Battery Charge
VDIOV1
VDIOV2
VSHORT
VCIOV
−
−
−
−
VDIOV1
VDIOV2
VSHORT
−
−
0.002
0.003
0.005
VDIOV1
VDIOV2
VSHORT
VCIOV
VDIOV1
VDIOV2
VSHORT
+
0.002
0.003
0.005
+
−
+
VCIOV
VDD
−
×
0.002
VCIOV
VDD
+
×
0.002
VRIOV
VDD = 3.4 V
0.77
VDD
×
0.80
0.83
0 V battery charge
enabled
0 V battery charge starting charger voltage
V0CHA
0.5
0.7
1.1
1.2
1.7
1.7
V
V
4
2
0 V battery charge
inhibited
0 V battery charge inhibition battery voltage V0INH
Internal Resistance
Resistance between VDD pin and VM1 pin
Resistance between VDD pin and VM2 pin
RVM1D
RVM2D
VDD = 1.8 V, VVM1 = 0 V
VDD = 1.8 V, VVM2 = 0 V
250
250
1250
1250
3500
3500
k
Ω
Ω
3
3
k
V
V
DD = 3.4 V,
VM2 = 1.0 V
Resistance between VM2 pin and VSS pin
RVM2S
3.5
10
20
k
Ω
3
Input Voltage
Operation voltage between VDD pin and
VSS pin
VDSOP1
VDSOP2
−
−
1.5
1.5
−
−
6.0
28
V
−
−
Operation voltage between VDD pin and
VM1 and VM2 pins
V
Input Current
V
V
V
DD = 3.4 V,
VM1 = VVM2 = 0 V
DD = VVM1 = VVM2
Current consumption during operation
Current consumption during power-down
Current consumption during overdischarge
IOPE
IPDN
IOPED
−
−
−
2.0
−
5.0
0.1
1.0
μ
A
A
A
3
3
3
=
=
μ
μ
1.5 V
V
1.5 V
DD = VVM1 = VVM2
−
Output Resistance
CO pin resistance "H"
CO pin resistance "L"
DO pin resistance "H"
DO pin resistance "L"
Delay Time
RCOH
RCOL
RDOH
RDOL
−
−
−
−
2.5
2.5
2.5
0.5
10
10
10
2
30
30
30
6
k
k
k
k
Ω
Ω
Ω
Ω
4
4
4
4
Overcharge detection delay time
Overdischarge detection delay time
tCU
tDL
−
−
−
−
−
−
tCU
tDL
×
×
×
0.4
0.4
tCU
tDL
tCU
tDL
×
×
×
1.6
1.6
−
−
−
−
−
−
5
5
5
5
5
5
Discharge overcurrent detection delay time 1 tDIOV1
Discharge overcurrent detection delay time 2 tDIOV2
tDIOV1
tDIOV2
tSHORT
0.4
0.4
0.4
tDIOV1
tDIOV2
tSHORT
tCIOV
tDIOV1
tDIOV2
tSHORT
1.6
1.6
1.6
×
×
Load short-circuiting detection delay time
Charge overcurrent detection delay time
tSHORT
tCIOV
×
×
tCIOV
×
0.4
tCIOV × 1.6
*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed
by design, not tested in production.
9
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Test Circuits
Caution Unless otherwise specified, the output voltage levels "H" and "L" at CO pin (VCO) and DO pin (VDO) are
judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the CO pin level with respect to
VVM1 and the DO pin level with respect to VSS.
1. Overcharge detection voltage, overcharge release voltage
(Test circuit 1)
Overcharge detection voltage (VCU) is defined as the voltage V1 at which VCO goes from "H" to "L" when the voltage
V1 is gradually increased after setting V1 = 3.4 V. Overcharge release voltage (VCL) is defined as the voltage V1 at
which VCO goes from "L" to "H" when the voltage V1 is then gradually decreased. Overcharge hysteresis voltage
(VHC) is defined as the difference between VCU and VCL.
2. Overdischarge detection voltage, overdischarge release voltage
(Test circuit 2)
Overdischarge detection voltage (VDL) is defined as the voltage V1 at which VDO goes from "H" to "L" when the
voltage V1 is gradually decreased after setting V1 = 3.4 V, V2 = V5 = V6 = 0 V. Overdischarge release voltage (VDU
)
is defined as the voltage V1 at which VDO goes from "L" to "H" when setting V2 = 0.01 V, V5 = V6 = 0 V and when
the voltage V1 is then gradually increased. Overdischarge hysteresis voltage (VHD) is defined as the difference
between VDU and VDL.
3. Discharge overcurrent detection voltage 1, discharge overcurrent release voltage
(Test circuit 2)
Discharge overcurrent detection voltage 1 (VDIOV1) is defined as the voltage V5 whose delay time for changing VDO
from "H" to "L" is discharge overcurrent detection delay time 1 (tDIOV1) when the voltage V5 is increased after setting
V1 = 3.4 V, V2 = V5 = 0 V, V6 = 1.4 V. Discharge overcurrent release voltage (VRIOV) is defined as the voltage V6 at
which VDO goes from "L" to "H" when setting V5 = 0 V, V6 = 3.4 V and when the voltage V6 is then gradually
decreased.
4. Discharge overcurrent detection voltage 2
(Test circuit 2)
Discharge overcurrent detection voltage 2 (VDIOV2) is defined as the voltage V5 whose delay time for changing VDO
from "H" to "L" is discharge overcurrent detection delay time 2 (tDIOV2) when the voltage V5 is increased after setting
V1 = 3.4 V, V2 = V5 = 0 V, V6 = 1.4 V.
5. Load short-circuiting detection voltage
(Test circuit 2)
Load short-circuiting detection voltage (VSHORT) is defined as the voltage V5 whose delay time for changing VDO from
"H" to "L" is load short-circuiting detection delay time (tSHORT) when the voltage V5 is increased after setting V1 = 3.4
V, V2 = V5 = 0 V, V6 = 1.4 V.
10
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
6. Charge overcurrent detection voltage
(Test circuit 2)
Charge overcurrent detection voltage (VCIOV) is defined as the voltage V5 whose delay time for changing VCO from
"H" to "L" is charge overcurrent detection delay time (tCIOV) when the voltage V5 is decreased after setting V1 = 3.4
V, V2 = V5 = V6 = 0 V.
7. Current consumption during operation
(Test circuit 3)
The current consumption during operation (IOPE) is the current that flows through the VDD pin (IDD) after setting
V1 = 3.4 V, V2 = V5 = V6 = 0 V.
8. Current consumption during power-down, current consumption during overdischarge
(Test circuit 3)
8. 1 With power-down function
The current consumption during power-down (IPDN) is IDD under the set conditions of V1 = V2 = V6 = 1.5 V,
V5 = 0 V.
8. 2 Without power-down function
The current consumption during overdischarge (IOPED) is IDD under the set conditions of V1 = V2 = V6 =
1.5 V, V5 = 0 V.
9. Resistance between VDD pin and VM1 pin
(Test circuit 3)
RVM1D is the resistance between VDD pin and VM1 pin under the set conditions of V1 = 1.8 V, V2 = V5 = V6 = 0 V.
10. Resistance between VDD pin and VM2 pin
(Test circuit 3)
RVM2D is the resistance between VDD pin and VM2 pin under the set conditions of V1 = 1.8 V, V2 = V5 = V6 = 0 V.
11. Resistance between VM2 pin and VSS pin
(Test circuit 3)
RVM2S is the resistance between the VM2 pin and VSS pin when V5 is decreased to 0 V under the set conditions
V1 = 3.4 V, V2 = 0 V, V5 = V6 = 1.0 V.
12. CO pin resistance "H"
(Test circuit 4)
The CO pin resistance "H" (RCOH) is the resistance between VDD pin and CO pin under the set conditions of V1 = 3.4 V,
V2 = V5 = 0 V, V3 = 3.0 V.
13. CO pin resistance "L"
(Test circuit 4)
The CO pin resistance "L" (RCOL) is the resistance between VM1 pin and CO pin under the set conditions of V1 = 4.7 V,
V2 = V5 = 0 V, V3 = 0.4 V.
14. DO pin resistance "H"
(Test circuit 4)
The DO pin resistance "H" (RDOH) is the resistance between VDD pin and DO pin under the set conditions of V1 = 3.4 V,
V2 = V5 = 0 V, V4 = 3.0 V.
11
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
15. DO pin resistance "L"
(Test circuit 4)
The DO pin resistance "L" (RDOL) is the resistance between VSS pin and DO pin under the set conditions of V1 = 1.8 V,
V2 = V5 = 0 V, V4 = 0.4 V.
16. Overcharge detection delay time
(Test circuit 5)
Increase the voltage V1 after setting V1 = 3.4 V, V2 = V5 = V6 = 0 V. The overcharge detection delay time (tCU) is
the time period from when the voltage V1 exceeds VCU until VCO goes to "L".
17. Overdischarge detection delay time
(Test circuit 5)
Decrease the voltage V1 after setting V1 = 3.4 V, V2 = V5 = V6 = 0 V. The overdischarge detection delay time (tDL)
is the time period from when the voltage V1 falls below VDL until VDO goes to "L".
18. Discharge overcurrent detection delay time 1
(Test circuit 5)
Increase the voltage V5 after setting V1 = 3.4 V, V2 = V5 = 0 V, V6 = 1.4 V. The discharge overcurrent detection
delay time 1 (tDIOV1) is the time period from when the voltage V5 exceeds VDIOV1 until VDO goes to "L".
19. Discharge overcurrent detection delay time 2
(Test circuit 5)
Increase the voltage V5 after setting V1 = 3.4 V, V2 = V5 = 0 V, V6 = 1.4 V. The discharge overcurrent detection
delay time 2 (tDIOV2) is the time period from when the voltage V5 exceeds VDIOV2 until VDO goes to "L".
20. Load short-circuiting detection delay time
(Test circuit 5)
Increase the voltage V5 after setting V1 = 3.4 V, V2 = V5 = 0 V, V6 = 1.4 V. The load short-circuiting detection
delay time (tSHORT) is the time period from when the voltage V5 exceeds VSHORT until VDO goes to "L".
21. Charge overcurrent detection delay time
(Test circuit 5)
Decrease the voltage V5 after setting V1 = 3.4 V, V2 = V5 = V6 = 0 V. The charge overcurrent detection delay time
(tCIOV) is the time period from when the voltage V5 falls below VCIOV until VCO goes to "L".
22. 0 V battery charge starting charger voltage (0 V battery charge enabled)
(Test circuit 4)
The 0 V battery charge starting charger voltage (V0CHA) is defined as the absolute value of voltage V2 at which the
current flowing through the CO pin (ICO) exceeds 1.0 μA when the voltage V2 is gradually decreased after setting
V1 = V5 = 0 V, V2 = V3 = −0.5 V.
23. 0 V battery charge inhibition battery voltage (0 V battery charge inhibited)
(Test circuit 2)
The 0 V battery charge inhibition battery voltage (V0INH) is defined as the voltage V1 at which VCO goes to "L" (VCO
=
VVM1) when the voltage V1 is gradually decreased after setting V1 = 1.8 V, V2 = −2.0 V, V5 = V6 = 0 V.
12
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
R1
VM2
= 330 Ω
VM2
VM1
VCO
VDD
V6
VDD
V1
S-82F1C Series
S-82F1C Series
V1
VSS
VINI
VM1
VSS
VINI
C1
= 0.1 μF
DO
CO
DO
V
CO
V
V2
V VDO V VCO
V5
VDO
COM
COM
Figure 3 Test Circuit 1
Figure 4 Test Circuit 2
IVM2
A
IDD
VM2
VM2
VDD
VDD
A
V6
A
V1
V1
S-82F1C Series
S-82F1C Series
VSS
VINI
VM1
VSS
VINI
VM1
DO
CO
DO
CO
IVM1
V2
A IDO A ICO
V4 V3
V5
V5
V2
COM
COM
Figure 5 Test Circuit 3
Figure 6 Test Circuit 4
VM2
VDD
V6
V1
S-82F1C Series
VM1
VSS
VINI
DO
CO
Oscilloscope Oscilloscope
V2
V5
COM
Figure 7 Test Circuit 5
13
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Operation
Remark Refer to " Battery Protection IC Connection Example".
1. Normal status
The S-82F1C Series monitors the voltage of the battery connected between VDD pin and VSS pin, the voltage
between VINI pin and VSS pin to control charging and discharging. When the battery voltage is in the range from
overdischarge detection voltage (VDL) to overcharge detection voltage (VCU), and the VINI pin voltage is in the range
from charge overcurrent detection voltage (VCIOV) to discharge overcurrent detection voltage 1 (VDIOV1), the S-82F1C
Series turns both the charge and discharge control FETs on. This condition is called the normal status, and in this
condition charging and discharging can be carried out freely.
The resistance between VDD pin and VM1 pin (RVM1D), the resistance between VDD pin and VM2 pin (RVM2D), and
the resistance between VM2 pin and VSS pin (RVM2S) are not connected in the normal status.
Caution After the battery is connected, discharging may not be carried out. In this case, the S-82F1C Series
returns to the normal status by connecting a charger.
2. Overcharge status
2. 1 VCL ≠ VCU (Product in which overcharge release voltage differs from overcharge detection voltage)
When the battery voltage becomes higher than VCU during charging in the normal status and the condition
continues for the overcharge detection delay time (tCU) or longer, the S-82F1C Series turns the charge control
FET off to stop charging. This condition is called the overcharge status.
The overcharge status is released in the following two cases.
(1) In the case that the VM1 pin voltage is lower than 0.35 V typ., the S-82F1C Series releases the overcharge
status when the battery voltage falls below overcharge release voltage (VCL).
(2) In the case that the VM1 pin voltage is equal to or higher than 0.35 V typ., the S-82F1C Series releases the
overcharge status when the battery voltage falls below VCU
.
When the discharge is started by connecting a load after the overcharge detection, the VM1 pin voltage rises by
the Vf voltage of the parasitic diode than the VSS pin voltage, because the discharge current flows through the
parasitic diode in the charge control FET. If this VM1 pin voltage is equal to or higher than 0.35 V typ., the S-
82F1C Series releases the overcharge status when the battery voltage is equal to or lower than VCU
.
Caution If the battery is charged to a voltage higher than VCU and the battery voltage does not fall below VCU
even when a heavy load is connected, discharge overcurrent detection and load short-circuiting
detection do not function until the battery voltage falls below VCU. Since an actual battery has an
internal impedance of tens of mΩ, the battery voltage drops immediately after a heavy load that
causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting
detection function.
2. 2 VCL = VCU (Product in which overcharge release voltage is the same as overcharge detection voltage)
When the battery voltage becomes higher than VCU during charging in the normal status and the condition
continues for the overcharge detection delay time (tCU) or longer, the S-82F1C Series turns the charge control
FET off to stop charging. This condition is called the overcharge status.
In the case that the VM1 pin voltage is equal to or higher than 0.35 V typ. and the battery voltage falls below VCU
,
the S-82F1C Series releases the overcharge status.
When the discharge is started by connecting a load after the overcharge detection, the VM1 pin voltage rises by
the Vf voltage of the parasitic diode than the VSS pin voltage, because the discharge current flows through the
parasitic diode in the charge control FET. If this VM1 pin voltage is equal to or higher than 0.35 V typ., the S-
82F1C Series releases the overcharge status when the battery voltage is equal to or lower than VCU
.
Caution 1. If the battery is charged to a voltage higher than VCU and the battery voltage does not fall below
VCU even when a heavy load is connected, discharge overcurrent detection and load short-
circuiting detection do not function until the battery voltage falls below VCU. Since an actual
battery has an internal impedance of tens of mΩ, the battery voltage drops immediately after a
heavy load that causes overcurrent is connected, and discharge overcurrent detection and load
short-circuiting detection function.
2. When a charger is connected after overcharge detection, the overcharge status is not released
even if the battery voltage is below VCL. The overcharge status is released when the discharge
current flows and the VM1 pin voltage goes over 0.35 V typ. by removing the charger.
14
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
3. Overdischarge status
When the battery voltage falls below VDL during discharging in the normal status and the condition continues for the
overdischarge detection delay time (tDL) or longer, the S-82F1C Series turns the discharge control FET off to stop
discharging. This condition is called the overdischarge status.
Under the overdischarge status, VDD pin and VM1 pin are shorted by RVM1D and VDD pin and VM2 pin are shorted
by RVM2D in the S-82F1C Series. The VM1 pin and VM2 pin voltages are pulled up by RVM1D and RVM2D respectively.
When connecting a charger in the overdischarge status, the battery voltage reaches VDL or higher and the S-82F1C
Series releases the overdischarge status if the VM1 pin voltage falls below 0 V typ.
The battery voltage reaches the overdischarge release voltage (VDU) or higher and the S-82F1C Series releases the
overdischarge status if the VM1 pin voltage does not fall below 0 V typ.
RVM2S is not connected in the overdischarge status.
3. 1 With power-down function
Under the overdischarge status, when voltage difference between VDD pin and VM1 pin is 0.8 V typ. or lower,
the power-down function works and the current consumption is reduced to the current consumption during
power-down (IPDN). By connecting a battery charger, the power-down function is released when the VM1 pin
voltage is 0.7 V typ. or lower.
• When a battery is not connected to a charger and the VM1 pin voltage ≥ 0.7 V typ., the S-82F1C Series
maintains the overdischarge status even when the battery voltage reaches VDU or higher.
• When a battery is connected to a charger and 0.7 V typ. > the VM1 pin voltage > 0 V typ., the battery voltage
reaches VDU or higher and the S-82F1C Series releases the overdischarge status.
• When a battery is connected to a charger and 0 V typ. ≥ the VM1 pin voltage, the battery voltage reaches VDL
or higher and the S-82F1C Series releases the overdischarge status.
3. 2 Without power-down function
The power-down function does not work even when voltage difference between VDD pin and VM1 pin is 0.8 V
typ. or lower under the overdischarge status.
• When a battery is not connected to a charger and the VM1 pin voltage ≥ 0.7 V typ., the battery voltage reaches
VDU or higher and the S-82F1C Series releases the overdischarge status.
• When a battery is connected to a charger and 0.7 V typ. > the VM1 pin voltage > 0 V typ., the battery voltage
reaches VDU or higher and the S-82F1C Series releases the overdischarge status.
• When a battery is connected to a charger and 0 V typ. ≥ the VM1 pin voltage, the battery voltage reaches VDL
or higher and the S-82F1C Series releases the overdischarge status.
4. Discharge overcurrent status (Discharge overcurrent 1, discharge overcurrent 2, load short-
circuiting)
When a battery in the normal status is in the status where the VINI pin voltage is equal to or higher than VDIOV1
because the discharge current is equal to or higher than the specified value and the status lasts for the discharge
overcurrent detection delay time 1 (tDIOV1) or longer, the discharge control FET is turned off and discharging is
stopped. This status is called the discharge overcurrent status.
Under the discharge overcurrent status, VM2 pin and VSS pin are shorted by RVM2S in the S-82F1C Series. However,
the VM2 pin voltage is the VDD pin voltage due to the load as long as the load is connected. When the load is
disconnected, the VM2 pin voltage returns to the VSS pin voltage.
When the VM2 pin voltage returns to VRIOV or lower, the S-82F1C Series releases the discharge overcurrent status.
RVM1D and RVM2D are not connected in the discharge overcurrent status.
15
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
5. Charge overcurrent status
When a battery in the normal status is in the status where the VINI pin voltage is equal to or lower than VCIOV
because the charge current is equal to or higher than the specified value and the status lasts for the charge
overcurrent detection delay time (tCIOV) or longer, the charge control FET is turned off and charging is stopped. This
status is called the charge overcurrent status.
The S-82F1C Series releases the charge overcurrent status when the discharge current flows and the VM1 pin
voltage is 0.35 V typ. or higher by removing the charger.
The charge overcurrent detection does not function in the overdischarge status.
6. 0 V battery charge enabled
This function is used to recharge a connected battery whose voltage is 0 V due to self-discharge. When the 0 V
battery charge starting charger voltage (V0CHA) or a higher voltage is applied between the EB+ and EB− pins by
connecting a charger, the charge control FET gate is fixed to the VDD pin voltage.
When the voltage between the gate and source of the charge control FET becomes equal to or higher than the
threshold voltage due to the charger voltage, the charge control FET is turned on to start charging. At this time, the
discharge control FET is off and the charging current flows through the internal parasitic diode in the discharge
control FET. When the battery voltage becomes equal to or higher than VDL, the S-82F1C Series returns to the
normal status.
Caution 1. Some battery providers do not recommend charging for a completely self-discharged lithium-ion
rechargeable battery. Please ask the battery provider to determine whether to enable or inhibit
the 0 V battery charge.
2. The 0 V battery charge has higher priority than the charge overcurrent detection function.
Consequently, a product in which use of the 0 V battery charge is enabled charges a battery
forcibly and the charge overcurrent cannot be detected when the battery voltage is lower than
VDL
.
7. 0 V battery charge inhibited
This function inhibits recharging when a battery that is internally short-circuited (0 V battery) is connected. When the
battery voltage is the 0 V battery charge inhibition battery voltage (V0INH) or lower, the charge control FET gate is
fixed to the EB− pin voltage to inhibit charging. When the battery voltage is V0INH or higher, charging can be
performed.
Caution Some battery providers do not recommend charging for a completely self-discharged lithium-ion
rechargeable battery. Please ask the battery provider to determine whether to enable or inhibit the 0
V battery charge.
16
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
8. Delay circuit
The detection delay times are determined by dividing a clock of approximately 4 kHz by the counter.
Remark
tDIOV1, tDIOV2 and tSHORT start when VDIOV1 is detected. When VDIOV2 or VSHORT is detected over tDIOV2 or tSHORT
after the detection of VDIOV1, the S-82F1C Series turns the discharge control FET off within tDIOV2 or tSHORT
of each detection.
VDD
DO pin voltage
tD
0 ≤ tD ≤ tSHORT
VSS
Time
tSHORT
VDD
VSHORT
VINI pin voltage
VDIOV1
VSS
Time
Figure 8
17
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Timing Charts
1. Overcharge detection, overdischarge detection
VCU
VCL (VCU − VHC
)
Battery voltage
VDU (VDL + VHD
)
VDL
VDD
DO pin voltage
CO pin voltage
VSS
VDD
VSS
VEB−
VDD
VM1 pin voltage
0.35 V typ.
VSS
VEB−
VDD
VINI pin voltage
VDIOV1
VSS
VCIOV
Charger connection
Load connection
Overcharge detection delay time (tCU)
Overdischarge detection delay time (tDL)
(1) (3)
(1) (2)
(1)
Status*1
*1. (1): Normal status
(2): Overcharge status
(3): Overdischarge status
Remark The charger is assumed to charge with a constant current.
Figure 9
18
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
2. Discharge overcurrent detection
VCU
VCL (VCU − VHC
Battery voltage
VDU (VDL + VHD
)
)
VDL
VDD
DO pin voltage
VSS
VDD
CO pin voltage
VSS
VDD
VRIOV
VM2 pin voltage
VINI pin voltage
VSS
VDD
VSHORT
VDIOV2
VDIOV1
VSS
Load connection
Discharge overcurrent
Discharge overcurrent
detection delay time 2 (tDIOV2
Load short-circuiting
detection delay time (tSHORT)
detection delay time 1 (tDIOV1
)
)
(1)
(2)
(1)
(2)
(1)
(2)
(1)
Status*1
*1. (1): Normal status
(2): Discharge overcurrent status
Remark The charger is assumed to charge with a constant current.
Figure 10
19
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
3. Charge overcurrent detection
VCU
VCL (VCU − VHC
)
Battery voltage
VDU (VDL + VHD
)
VDL
VDD
DO pin voltage
CO pin voltage
VSS
VDD
VSS
VEB
−
VDD
VM1 pin voltage
0.35 V typ.
VSS
VEB
−
VDD
VINI pin voltage
VDIOV1
VSS
VCIOV
Charger connection
Load connection
Charge overcurrent
detection delay time (tCIOV
Overdischarge
detection delay time (tDL)
Charge overcurrent
detection delay time (tCIOV)
)
(2)
(2)
(1)
(1)
(1)
(3)
Status*1
*1. (1): Normal status
(2): Charge overcurrent status
(3): Overdischarge status
Remark The charger is assumed to charge with a constant current.
Figure 11
20
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Battery Protection IC Connection Example
EB+
R1
VDD
VDD
CTL
External input
Battery
C1
S-82F1C Series
S-82F1A Series
R3
VSS
VINI
VSS
VM2
VM1
DO
CO
VINI DO
CO VM
R2
FET1
FET2
R4
EB−
Figure 12
Table 11 Constants for External Components
Symbol
Part
Purpose
Min.
Typ.
Max.
Remark
Nch
MOS FET
Nch
Threshold voltage ≤ Overdischarge
detection voltage*1
FET1
FET2
Discharge control
Charge control
−
−
−
Threshold voltage ≤ Overdischarge
detection voltage*1
−
−
−
MOS FET
ESD protection,
R1
C1
Resistor
270 Ω
330 Ω
1.2 kΩ*2
2.2 μF
−
−
For power fluctuation
For power fluctuation
ESD protection,
Capacitor
0.068 μF 0.1 μF
R2
Resistor
Protection for reverse
connection of a charger
ESD protection,
300 Ω
470 Ω
1.5 kΩ
−
R3
R4
Resistor
Resistor
Protection for reverse
connection of a charger
Overcurrent detection
300 Ω
470 Ω
3 mΩ
1.5 kΩ
−
−
−
−
*1. If a FET with a threshold voltage equal to or higher than the overdischarge detection voltage is used, discharging may be
stopped before overdischarge is detected.
*2. Accuracy of overcharge detection voltage is guaranteed by R1 = 330 Ω. Connecting resistors with other values will
worsen the accuracy.
Caution 1. The constants may be changed without notice.
2. It has not been confirmed whether the operation is normal or not in circuits other than the connection
example. In addition, the connection example and the constants do not guarantee proper operation.
Perform thorough evaluation using the actual application to set the constants.
21
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Precautions
• The application conditions for the input voltage, output voltage, and load current should not exceed the power
dissipation.
• Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic
protection circuit.
• ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement by
products including this IC of patents owned by a third party.
22
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Characteristics (Typical Data)
1. Current consumption
1. 1 IOPE vs. Ta
1. 2 IPDN vs. Ta
5.0
4.0
3.0
2.0
1.0
0.0
1.0
0.8
0.6
0.4
0.2
0.0
−
40
−
25
0
25
50
75 85
−
40
−
25
0
25
50
75 85
Ta [°C]
Ta [°C]
1. 3 IOPED vs. Ta
1.0
0.8
0.6
0.4
0.2
0.0
−
40
−25
0
25
50
75 85
Ta [°C]
1. 4 IOPE vs. VDD
1. 4. 1 With power-down function
1. 4. 2 Without power-down function
5.0
5.0
4.0
3.0
2.0
1.0
0.0
4.0
3.0
2.0
1.0
0.0
0
1
2
3
4
5
6
0
1
2
3
4
5
6
VDD [V]
VDD [V]
23
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
2. Detection voltage
2. 1 VCU vs. Ta
2. 2 VCL vs. Ta
4.54
4.43
4.52
4.50
4.48
4.46
4.39
4.35
4.31
4.27
−
40
−25
0
25
50
75 85
−
40
−25
0
25
50
75 85
Ta [
°
C]
Ta [
°
C]
2. 3 VDL vs. Ta
2. 4 VDU vs. Ta
2.18
2.42
2.14
2.10
2.06
2.02
2.36
2.30
2.24
2.18
−
40
−
25
0
25
50
75 85
−
40
−
25
25
25
0
0
0
25
50
50
50
75 85
75 85
75 85
Ta [
°
C]
Ta [
°
C]
2. 5 VDIOV1 vs. VDD
2. 6 VDIOV1 vs. Ta
16
16
15
14
13
12
15
14
13
12
−
40
−
25
2.4
2.9
3.4
3.9
4.4
Ta [°C]
V
DD [V]
2. 7 VDIOV2 vs. VDD
2. 8 VDIOV2 vs. Ta
24
24
22
20
18
16
22
20
18
16
−
40
−
25
2.4
2.9
3.4
3.9
4.4
Ta [°C]
V
DD [V]
24
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
2. 9 VSHORT vs. VDD
2. 10 VSHORT vs. Ta
74
74
71
68
65
62
71
68
65
62
−
40
−25
0
25
50
75 85
2.4
2.9
3.4
3.9
4.4
Ta [
°
C]
V
DD [V]
2. 11 VCIOV vs. VDD
2. 12 VCIOV vs. Ta
−14
−15
−16
−17
−18
−14
−15
−16
−17
−18
−
40
−25
0
25
50
75 85
2.4
2.9
3.4
3.9
4.4
Ta [°C]
VDD [V]
25
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
3. Delay time
3. 1 tCU vs. Ta
3. 2 tDL vs. Ta
2.0
120
1.5
1.0
0.5
0.0
90
60
30
0
−
40
−
25
0
25
50
75 85
−
40
−
25
25
25
25
0
0
0
0
25
50
75 85
75 85
75 85
75 85
Ta [
°
C]
Ta [
°
C]
3. 3 tDIOV1 vs. VDD
3. 4 tDIOV1 vs. Ta
8.0
8.0
6.0
4.0
2.0
0.0
6.0
4.0
2.0
0.0
2.4
−
40
−
25
50
50
50
2.9
2.9
2.9
3.4
3.9
3.9
3.9
4.4
Ta [°C]
V
V
V
DD [V]
3. 5 tDIOV2 vs. VDD
3. 6 tDIOV2 vs. Ta
32
32
24
16
8
24
16
8
0
0
−
40
−
25
2.4
3.4
4.4
Ta [°C]
DD [V]
3. 7 tSHORT vs. VDD
3. 8 tSHORT vs. Ta
560
560
420
280
140
0
420
280
140
0
−
40
−
25
2.4
3.4
4.4
Ta [°C]
DD [V]
26
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
3. 9 tCIOV vs. VDD
3. 10 tCIOV vs. Ta
64
64
48
32
16
0
48
32
16
0
−
40
−25
0
25
Ta [ C]
50
75 85
2.4
2.9
3.4
3.9
4.4
°
V
DD [V]
4. Output resistance
4. 1 RCOH vs. VCO
4. 2 RCOL vs. VCO
30
25
20
15
10
5
30
25
20
15
10
5
0
0
0
0
1
2
3
4
5
1
2
3
4
5
V
CO [V]
VCO [V]
4. 3 RDOH vs. VDO
4. 4 RDOL vs. VDO
30
25
20
15
10
5
6.0
5.0
4.0
3.0
2.0
1.0
0
0
0
0
1
2
3
4
5
1
2
3
4
5
V
DO [V]
VDO [V]
27
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S82F1C Series
Rev.1.2_00
Marking Specifications
1. HSNT-8(1616)
Top view
8
7
6
5
Product code (Blank)
(1):
(2) to (4):
(5) to (7):
Product code (Refer to Product name vs. Product code)
Lot number
(1) (2) (3) (4)
(5) (6) (7)
1
2
3
4
Product name vs. Product code
Product Code
Product Name
(2)
(3)
F
(4)
A
S-82F1CAA-A8T2U
S-82F1CAB-A8T2U
S-82F1CAD-A8T2U
7
7
7
F
B
F
D
28
BATTERY PROTECTION IC FOR 1 CELL PACK WITH LOAD MONITORING PIN
S-82F1C Series
Rev.1.2_00
Power Dissipation
HSNT-8(1616)
Tj = +125°C max.
1.0
0.8
B
0.6
A
0.4
0.2
0.0
0
25
50
75
100 125 150 175
Ambient temperature (Ta) [°C]
Board
Power Dissipation (PD)
0.47 W
A
B
C
0.58 W
−
−
−
D
E
29
HSNT-8(1616) Test Board
No. HSNT8-B-Board-SD-1.0
ABLIC Inc.
0.38±0.02
1.60±0.1
(1.40)
0.1±0.04
0.4
The heat sink of back side has different electric
potential depending on the product.
0.2±0.05
Confirm specifications of each product.
Do not use it as the function of electrode.
No. PY008-A-P-SD-1.0
TITLE
No.
HSNT-8-B-PKG Dimensions
PY008-A-P-SD-1.0
ANGLE
UNIT
mm
ABLIC Inc.
4.0±0.1
2.0±0.05
+0.1
-0
ø1.5
0.20±0.05
4.0±0.1
ø0.35
0.55
1.80
1
4
5
8
Feed direction
No. PY008-A-C-SD-1.0
TITLE
No.
HSNT-8-B-Carrier Tape
PY008-A-C-SD-1.0
ANGLE
UNIT
mm
ABLIC Inc.
+1.0
- 0.0
9.0
11.4±1.0
Enlarged drawing in the central part
ø13±0.2
(60°)
(60°)
No. PY008-A-R-SD-1.0
TITLE
No.
HSNT-8-B-Reel
PY008-A-R-SD-1.0
QTY.
5,000
ANGLE
UNIT
mm
ABLIC Inc.
0.40
Land Pattern
1.30
0.25
Caution It is recommended to solder the heat sink to a board
in order to ensure the heat radiation.
PKG
0.40
Metal Mask Pattern
0.82
0.25
Caution
Mask aperture ratio of the lead mounting part is 100%.
Mask aperture ratio of the heat sink mounting part is 40%.
Mask thickness: t0.12 mm
100%
HSNT-8-B
-Land Recommendation
40%
TITLE
t0.12 mm
No.
PY008-A-L-SD-1.0
ANGLE
UNIT
mm
No. PY008-A-L-SD-1.0
ABLIC Inc.
Disclaimers (Handling Precautions)
1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and
application circuit examples, etc.) is current as of publishing date of this document and is subject to change without
notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of
any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products
described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other
right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described
herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute
maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to
the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they
are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related
laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of
weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands
caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear,
biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human
life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control
systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment,
aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by
ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of
the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should
therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread
prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social
damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are
allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the
product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy
metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be
careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information
described herein does not convey any license under any intellectual property rights or any other rights belonging to
ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this
document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express
permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales
representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into
the English language and the Chinese language, shall be controlling.
2.4-2019.07
www.ablic.com
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明