ALVD-0.750MHZ-D-R-P [ABRACON]

PECL Output Clock Oscillator, 0.75MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN;


型号：	ALVD-0.750MHZ-D-R-P
厂家：	ABRACON
描述：	PECL Output Clock Oscillator, 0.75MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN
文件：	总3页 (文件大小：1087K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR

WITH VOLTAGE CONTROL

ALVD

RoHS

7.0 x 5.0 x 1.8m m

Compliant

FEATURES:

APPLICATIONS:

• Based on a proprietary digital multiplier

• Tri-State Output

• SONET, xDSL

• SDH, CPE

• STB

• Low Phase Jitter

• 3.3V +/- 5% operation

• Ceramic SMD, low profile package

STANDARD SPECIFICATIONS:

ARAMETERS

ABRACON P/N:

ALVD Series

Frequency range:

750 KHz to 800 MHz

Operating temperature:

Storage temperature:

0°C to +70°C (see options)

-55°C to +125°C

Overall frequency stability:

Supply voltage (V _dd):

±50 ppm max. (see options)

3.3V ± 10%

Voltage control (V _C):

Symmetry at 1/2 Vdd:

Output Level:

0.3VDC min, 1.65VDC typ, 3.0 VDC max.

40/60% max.

See options (PECL, CMOS, or LVDS)

± 50ppm (see option)

Pullability:

Tristate Function:

"1" (V ^IH>= 0.7* Vdd) or open: Oscillation

"0" (V ^IL< 0.3* Vdd) : Hi Z

Aging per year:

±5 ppm max.

3ps typical, 5ps max. (12KHz~20MHz)

RMS Phase Jitter:

Period Jitter (peak to peak):

Phase Noise:

35 ps typical

-112 dBc/Hz @ 1kHz Offset from 155.52MHz

-125 dBc/Hz @ 10kHz Offset from 155.52MHz

-123 dBc/Hz @ 100KHz Offset from 155.52MHz

-109 dBc/Hz @ 1kHz Offset from 622.08MHz

-110 dBc/Hz @ 10kHz Offset from 622.08MHz

-109 dBc/Hz @ 100KHz Offset from 622.08MHz

PECL:

Supply current (I_DD):

25mA max (for Fo<24MHz),65mA max (for 24MHz<Fo<96MHz),100mA max (96MHz<Fo<800MHz)

Output Logic High: V_dd-1.025V min, V -0.880V max.

Output Logic Low: V_dd-1.810V min. V_dd-1.620V max.

Symmetry (Duty Cycle): 45% min, 50% typ, 55% max,

Rise time: 0.6nSec typ,1.5nS max

Fall time: 0.6nSec typ, 1.5nS max

CMOS:

Supply current (I

):15

mA max (for Fo<24MHz),30mA max (for 24MHz<Fo<96MHz), 40mA max (96MHz<Fo<800MHz)

Output Clock Rise/ Fall Time [10%~90% VDD with 10pF load]: 1.2ns typ, 1.6ns max.

Output Clock Duty Cycle [Measured @ 50% VDD]:

LVDS:

45% min, 50% typical, 55% max

Supply current (I_DD):25mA max (for Fo<24MHz),45mA max (for 24MHz<Fo<96MHz),80mA max (96MHz<Fo<800MHz)

Output Clock Duty Cycle @ 1.25V: 45% min, 50% typical, 55% max

Output Differential Voltage (V_OD): 247mV min, 355mV typical, 454mV max

VDD Magnitude Change (∆V_OD): -50mV min, 50mV max

Output High Voltage : V_OH= 1.4V typical, 1.6V max.

Output Low Voltage: V_OL= 0.9V min, 1.1V typical

Offset Voltage [R_L= 100 Ω]: V_OS= 1.125V min, 1.2V typical, 1.375V max

Offset Magnitude Change [R_L= 100 Ω]: ∆V_OS= 0mV min, 3mV typical, 25mV max

Power-off Leakage (I_OXD) [Vout=VDD or GND, VDD=0V] = ±1µA typical, ±10 µA max.

Differential Clock Rise Time (t_r) [R_L=100 Ω, CL=10pF]: 0.2nS min, 0.7nS typical, 1.0nS,max

Differential Clock Fall Time (t_f) [R_L=100 Ω, CL=10pF]: 0.2nS min, 0.7nS typical, 1.0nS max

_{Visit www.abracon.com for Terms & Conditions of Sale}Revised: 12.02.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000 | fax 949-546-8001| www.abracon.com

ABRACON IS

ISO9001:2008

CERTIFIED

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR

WITH VOLTAGE CONTROL

ALVD

RoHS

7.0 x 5.0 x 1.8mm

Compliant

PIN ASSIGNMENTS

Name

Tristate

GND

DESRIPTION

Voltage Control

Tristate

PIN #

Ground

PECL, LVDS, or CMOS Output.

Complimentary PECL,LVDS, or NC.

VDD Connection.

V_DD

TRI-STATE PIN OPERATION:

OUTPUT TYP E

PIN 2 logic level*

Output State (Tri-state)

OPTION

0 (Default)

Enabled

Disabled

Enabled

Disabled

Enabled

Disabled

Enabled

PECL

PECL1

LVDS

CMOS

1(Default)

*Connect to VDD for logic level "1", connect to ground for logic level "0".

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

ALVD - Frequency -

- -

Frequency

Frequency Stability

Packaging

XX.XXXXMHz

±25ppm max .

±30ppm max.

±35ppm max.

Blank

Bulk

Tape and

Reel

Operating Temp.

-10ºC~6 0ºC

-20ºC~7 0ºC

-30ºC~7 0ºC

-30ºC~8 5ºC

-40ºC~8 5ºC

Output Level

Pullability

PEC L

PECL1

LVDS

CMOS

N100

±100ppm

OUTLINE DRAWING:

PIN #

Function

Note: Recommend using

an approximately 0.01uF

bypass capacitor between

PIN 3 and 6.

Tri-state

GND

V_DD

*Complimentary PECL/LVDS or NC.

Dimensions: inches (mm)

_{Visit www.abracon.com for Terms & Conditions of Sale}Revised: 12.02.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000 | fax 949-546-8001| www.abracon.com

ABRACON IS

ISO9001:2008

CERTIFIED

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR

WITH VOLTAGE CONTROL

ALVD

RoHS

7.0 x 5.0 x 1.8mm

Compliant

Tape and reel (1,000pcs/reel)

TAPE & REEL:

Dimensions: mm

REFLOW PROFILE:

ATTENTION: Abracon Corporation’s products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated,

Automotive Applications. Abracon’s products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application

requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme

operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.

_{Visit www.abracon.com for Terms & Conditions of Sale}Revised: 12.02.10

ABRACON IS

ISO9001:2008

30332 Esperanza, Rancho Santa Margarita, California 92688

CERTIFIED

tel 949-546-8000 | fax 949-546-8001| www.abracon.com

CERTIFIED

相关型号：