AD53033JSTP [ADI]

High Performance Driver/Comparator on a Single Chip; 在一个单芯片高性能驱动器/比较器
AD53033JSTP
型号: AD53033JSTP
厂家: ADI    ADI
描述:

High Performance Driver/Comparator on a Single Chip
在一个单芯片高性能驱动器/比较器

驱动器 比较器
文件: 总6页 (文件大小:98K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
High Performance Driver/Comparator  
on a Single Chip  
a
AD53033  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
250 MHz Operation  
Driver/Comparator Included  
52-Lead LQFP Package with Built-in Heat Sink  
V
V
V
V
V
V
V
CC  
CC  
CC  
EE  
EE  
EE  
EE  
51  
52  
32  
39  
40  
41  
47  
VH  
APPLICATIONS  
AD53033  
VTERM 45  
Automatic Test Equipment  
Semiconductor Test Systems  
Board Test Systems  
37  
DATA  
VHDCPL  
38  
DATAB  
IOD 43  
50  
Instrumentation and Characterization Equipment  
DRIVER  
V
OUT  
42  
49  
50  
31  
IODB  
RLD  
VLDCPL  
RLDB  
V
L
HCOMP  
LEH  
LEHB  
QH  
QHB  
PRODUCT DESCRIPTION  
COMPARATOR  
NC  
The AD53033 is a single chip that performs the pin electronics  
functions of driver and comparator (D-C) in ATE VLSI and  
memory testers.  
QL  
QLB  
LEL  
LELB  
The driver is a proprietary design that features three active  
states: Data High Mode, Data Low Mode and Term Mode as  
well as an Inhibit State. This facilitates the implementation of  
high speed active termination. The output voltage range is –3 V  
to +8 V to accommodate a wide variety of test devices. The  
output leakage is typically less than 250 nA over the entire sig-  
nal range.  
LCOMP  
THERM  
1.0A/K  
9, 33, 44, 46, 48  
PWRGND  
2, 5, 8  
ECLGND  
HQGND2  
The dual comparator, with an input range equal to the driver  
output range, features built-in latches and ECL-compatible  
outputs. The outputs are capable of driving 50 signal lines  
terminated to –2 V. Signal tracking capability is upwards of  
5 V/ns.  
NC = NO CONNECT  
sensor is a current sink that is proportional to absolute tempera-  
ture. The gain is trimmed to a nominal value of 1.0 µA/K. As  
an example, the output current can be sensed by using a 10 kΩ  
resistor connected from +10 V to the THERM (IOUT) pin. A  
voltage drop across the resistor will be developed that equals:  
10K × 1 µA/K = 10 mV/K = 2.98 V at room temperature.  
Also included on the chip is an onboard temperature sensor  
whose purpose is to give an indication of the surface tempera-  
ture of the D-C. This information can be used to measure θJC  
and θJA or flag an alarm if proper cooling is lost. Output from the  
REV. 0  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
World Wide Web Site: http://www.analog.com  
© Analog Devices, Inc., 1999  
AD53033–SPECIFICATIONS  
DRIVER SPECIFICATIONS  
(All specifications are at TJ = +85؇C ؎ 5؇C, +VS = +12 V ؎ 3%, –VS = –7 V = ؎3% unless otherwise noted. All temperature coefficients are  
measured at TJ = +75؇C to +95؇C). CHDCPL = CLDCPL = 39 nF.  
Parameter  
Min  
Typ Max  
Units  
Test Conditions  
DIFFERENTIAL INPUT CHARACTERISTICS  
(DATA to DATA, IOD to IOD, RLD to RLD)  
Input Voltage  
–2  
0
ECL  
V
Differential Input Range  
Bias Current  
–250  
+250  
µA  
VIN = –2 V, 0.0 V  
VL, VH, VT = 5 V  
REFERENCE INPUTS  
Bias Currents  
–50  
–2  
+50  
8
µA  
OUTPUT CHARACTERISTICS  
Logic High Range  
V
DATA = H, VH = –2 V to +8 V  
VL = –3 V (VH = –2 V to +6 V)  
VL = –1 V (VH = +6 V to +8 V)  
Logic Low Range  
Amplitude (VH and VL)  
Absolute Accuracy  
VH Offset  
–3  
0.1  
5
9
V
V
DATA = L, VL = –3 V to +5 V, VH = +6 V  
VL = 0.0 V, VH = +0.1 V, VT = 0 V  
VL = –2 V, VH = +7 V, VT = 0 V  
DATA = H, VH = 0 V, VL = –3 V, VT = +3 V  
DATA = H, VH = –2 V to +8 V, VL = –3 V, VT = +3 V  
DATA = L, VL = –3 V, VH = +6 V, VT = +7.5 V  
DATA = L, VL = 0 V , VH = +6 V, VT = +7.5 V  
–50  
0.3 – 5  
–50  
+50  
mV  
V
H Gain + Linearity Error  
+0.3 + 5 % of VH + mV  
+50 mV  
+0.3 + 5 % of VL + mV  
VL Offset  
VL Gain + Linearity Error  
Offset TC  
–0.3 – 5  
0.5  
mV/°C  
VL = 0 V, VH = +5 V, VT = 0 V  
Output Resistance  
VH = –2 V  
44  
44  
44  
44  
46  
46  
46  
46  
46  
48  
48  
48  
48  
mA  
mA  
VL = –3 V, VT = 0 V, IOUT = 0, +1, +30 mA  
VL = –1 V, VT = 0 V, IOUT = 0, –1, –30 mA  
VH = +6 V, VT = 0 V, IOUT = 0, +1, +30 mA  
VH = +6 V, VT = 0 V, IOUT = 0, –1, –30 mA  
VL = 0 V, VT = 0 V, IOUT = –30 mA (Trim Point)  
CBYP = 39 nF, VH = +7 V, VL = –2 V, VT = 0 V  
Output to –3 V, VH = +8 V, VL = –1 V, VT = 0 V  
DATA = H and Output to +8 V, VH = +6 V,  
VL = –3 V, VT = 0 V, DATA = L  
V
H = +8 V  
VL = –3 V  
VL = +5 V  
V
H = +3 V  
Dynamic Current Limit  
Static Current Limit  
100  
–85  
+85  
VTERM  
Voltage Range  
VTERM Offset  
–3  
–50  
8.0  
+50  
V
mV  
TERM MODE, VT = –3 V to +8 V, VL = 0 V, VH = 3 V  
TERM MODE, VT = 0 V, VL = 0 V, VH = 3 V  
V
TERM Gain + Linearity Error  
–0.3 + 5  
+0.3 + 5 % of VSET + mV TERM MODE, VT = –3 V to +8 V, VL = 0 V, VH = 3 V  
Offset TC  
Output Resistance  
0.5  
46  
mV/°C  
VT = 0 V, VL = 0 V, VH = 3 V  
IOUT = +30 mA, +1.0 mA, VT = –3.0 V, VH = 3 V, VL = 0 V  
44  
49  
IOUT = –30 mA, –1.0 mA, VT = +8.0 V, VH = 3 V, VL = 0 V  
IOUT = ±30 mA, ±1.0 mA, VT = 0 V, VH = 3 V, VL = 0 V  
DYNAMIC PERFORMANCE, (VH AND VL)  
Propagation Delay Time  
Propagation Delay TC  
Delay Matching, Edge to Edge  
Rise and Fall Times  
1 V Swing  
1.1  
1.6  
2
<100  
2.1  
ns  
ps/°C  
ps  
Measured at 50%, VH = +400 mV, VL = –400 mV  
Measured at 50%, VH = +400 mV, VL = –400 mV  
Measured at 50%, VH = +400 mV, VL = –400 mV  
0.6  
1.0  
1.7  
3.0  
ns  
ns  
ns  
ns  
Measured 20%–80%, VL = 0 V, VH = 1 V  
Measured 20%–80%, VL = 0 V, VH = 3 V  
Measured 10%–90%, VL = 0 V, VH = 5 V  
Measured 10%–90%, VL = –2 V, VH = 7 V  
3 V Swing  
5 V Swing  
9 V Swing  
Rise and Fall Time Temperature Coefficient  
1 V Swing  
3 V Swing  
±1  
±2  
±4  
ps/°C  
ps/°C  
ps/°C  
Measured 20%–80%, VL = 0 V, VH = 1 V  
Measured 20%–80%, VL = 0 V, VH = 3 V  
Measured 10%–90%, VL = 0 V, VH = 5 V  
5 V Swing  
Overshoot and Preshoot  
–3.0 – 50  
+3.0 + 50 % of Step + mV VL, VH = –0.1 V, 0.1 V, VL, VH = 0.0 V, 1.0 V  
VL, VH = 0.0 V, 3.0 V, VL, VH = 0.0 V, 5.0 V  
VL, VH = –2.0 V, 7.0 V  
Settling Time  
to 15 mV  
to 4 mV  
<50  
<10  
ns  
µs  
VL = 0 V, VH = 0.5 V  
VL = 0 V, VH = 0.5 V  
–2–  
REV. 0  
AD53033  
Parameter  
Min  
Typ Max  
Units  
Test Conditions  
Delay Change vs. Pulsewidth  
Minimum Pulsewidth  
3 V Swing  
5 V Swing  
Toggle Rate  
<50  
ps  
VL = 0 V, VH = 2 V  
2
3
250  
ns  
ns  
MHz  
VL = 0 V, VH = 3 V, 90% Reached, Measure @ 50%  
VL = 0 V, VH = 5 V, 90% Reached, Measure @ 50%  
VL = 0 V, VH = 5 V, VDUT > 3.0 V p-p  
DYNAMIC PERFORMANCE, INHIBIT  
Delay Time, Active to Inhibit  
Delay Time, Inhibit to Active  
Delay Time Matching (Z)  
1.5  
1.5  
4.0  
3.5  
±2.2  
ns  
ns  
ns  
Measured at 50%, VH = +2 V, VL = –2 V  
Measured at 50%, VH = +2 V, VL = –2 V  
Z = Delay Time Active to Inhibit Test (Above)—  
Delay Time Inhibit to Active Test (Above)  
(Of Worst Two Edges)  
I/O Spike  
Rise, Fall Time, Active to Inhibit  
Rise, Fall Time, Inhibit to Active  
<200  
3.5  
mV, p-p  
ns  
ns  
VH = 0 V, VL = 0 V  
VH = +2 V, VL = –2 V (Measured 20%/80% of 1 V Output)  
VH = +2 V, VL = –2 V (Measured 20%/80% of 1 V Output)  
2.2  
DYNAMIC PERFORMANCE , VTERM  
Delay Time, VH to VTERM  
Delay Time, VL to VTERM  
Delay Time, VTERM to VH and VTERM to VL  
Overshoot and Preshoot  
3.0  
5.0  
4.0  
ns  
ns  
ns  
Measured at 50%, VL = VH = +0.4 V, VTERM = –0.4 V  
Measured at 50%, VL = VH = +0.4 V, VTERM = –0.4 V  
Measured at 50%, VL = VH = +0.4 V, VTERM = –0.4 V  
–3.0 + 75  
+3.0 + 75 % of Step + mV VH/VL, VTERM = (+0.4 V, –0.4 V), (0.0 V, –2.0 V),  
(0.0 V, +7.0 V)  
V
V
TERM Mode Rise Time  
TERM Mode Fall Time  
4.0  
5.5  
ns  
ns  
dB  
VL, VH = 0 V, VTERM = –2 V, 20%–80%  
VL, VH = 0 V, VTERM = –2 V, 20%–80%  
VS = VS ± 3%  
PSRR, DRIVE or TERM Mode  
35  
Specifications subject to change without notice.  
COMPARATOR SPECIFICATIONS  
(All specifications are at TJ = +85؇C ؎ 5؇C, +VS = +12 V ؎ 3%, –VS = –7 V = ؎3% unless otherwise noted. All temperature coefficients are  
measured at TJ = +75؇C to +95؇C).  
Parameter  
Min  
Typ Max  
Units  
Test Conditions  
DC INPUT CHARACTERISTICS  
Offset Voltage (VOS  
Offset Voltage (Drift)  
HCOMP, LCOMP Bias Current  
Voltage Range (VCM  
)
–25  
25  
50  
mV  
µV/°C  
µA  
CMV = 0 V  
CMV = 0 V  
VIN = 0 V  
–50  
–3  
50  
8.0  
)
V
Differential Voltage (VDIFF  
Gain and Linearity  
)
9.0  
0.05  
V
–0.05  
% FSR  
VIN = –3 V to +8 V  
LATCH ENABLE INPUTS  
Logic “1” Current (IIH  
)
250  
µA  
µA  
LE, LE = –0.8 V  
LE, LE = –1.8 V  
Logic “0” Current (IIL  
)
–250  
DIGITAL OUTPUTS  
Logic “1” Voltage (VOH  
)
–0.98  
V
Q or Q, 50 to –2 V  
Q or Q, 50 to –2 V  
Logic “0” Voltage (VOL  
Slew Rate  
)
–1.5  
1
V
V/ns  
SWITCHING PERFORMANCE  
Propagation Delay  
Input to Output  
0.9  
2.5  
ns  
VIN = 2 V p-p,  
Latch Enable to Output  
Propagation Delay Temperature Coefficient  
Propagation Delay Change with Respect to  
Slew Rate: 0.5 V, 1.0 V, 3.0 V/ns  
Slew Rate: 5.0 V/ns  
Amplitude: 1.0 V, 3.0 V, 5.0 V  
Equivalent Input Rise Time  
Pulsewidth Linearity  
2
2
ns  
ps/°C  
HCOMP = +1 V, LCOMP = +1 V  
<±100  
<±350  
<±200  
450  
<±200  
<25  
ps  
ps  
ps  
ps  
ps  
ns  
VIN = 0 V to 5 V  
VIN = 0 V to 5 V  
VIN = 1.0 V/ns  
VIN = 0 V to 3 V, 3 V/ns  
V
IN = 0 V to 3 V, 3 V/ns, PW = 3 ns–8 ns  
Settling Time  
Settling to ±8 mV, VIN = 1 V to 0 V  
Latch Timing  
Input Pulsewidth  
Setup Time  
Hold Time  
<1.5  
<1.0  
<1.0  
ns  
ns  
ns  
Specifications subject to change without notice.  
REV. 0  
–3–  
AD53033–SPECIFICATIONS  
TOTAL FUNCTION SPECIFICATIONS  
(All specifications are at TJ = +85؇C ؎ 5؇C, +VS = +12 V ؎ 3%, –VS = –7 V = ؎3% unless otherwise noted. All temperature coefficients are  
measured at TJ = +75؇C to +95؇C).  
Parameter  
Min  
Typ  
Max  
Units  
Test Conditions  
OUTPUT CHARACTERISTICS  
Output Leakage Current, VOUT = –2 V to +7 V  
Output Leakage Current, VOUT = –3 V to +8 V  
Output Capacitance  
–500  
–2  
+500  
+2  
nA  
µA  
pF  
6
Driver INHIBITED  
POWER SUPPLIES  
Total Supply Range  
Positive Supply  
19  
12  
–7  
V
V
V
Negative Supply  
Positive Supply Current  
Negative Supply Current  
Total Power Dissipation  
Temperature Sensor Gain Factor  
178  
195  
3.5  
1.4  
mA  
mA  
W
Driver = Active  
Driver = Active  
Driver = Active  
RLOAD = 10 k, VSOURCE = +10 V  
0.7  
1
µA/K  
NOTES  
Connecting or shorting the decoupling pins to ground will result in the destruction of the device.  
Specifications subject to change without notice.  
Table I. Driver Truth Table  
DATA  
DATA  
IOD  
IOD  
RLD  
RLD  
OUTPUT STATE  
0
1
X
X
1
0
X
X
1
1
0
0
0
0
1
1
X
X
0
X
X
1
VL  
VH  
INH  
VTERM  
1
0
Table II. Comparator Truth Table  
OUTPUT STATES  
VOUT  
>HCOMP  
>HCOMP  
<HCOMP  
<HCOMP  
X
LEH  
LEH  
LEL  
LEL  
QH  
QH  
QL  
QL  
>LCOMP  
<LCOMP  
>LCOMP  
<LCOMP  
X
1
1
1
1
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
1
1
1
0
0
0
0
1
1
1
0
1
0
0
1
0
1
QH (t-1) QH (t-1) QL (t-1)  
QL (t-1)  
–4–  
REV. 0  
AD53033  
ABSOLUTE MAXIMUM RATINGS1  
Environmental  
Operating Temperature (Junction) . . . . . . . . . . . . . .+175°C  
Storage Temperature . . . . . . . . . . . . . . . . –65°C to +150°C  
Lead Temperature (Soldering, 10 sec)3 . . . . . . . . . .+260°C  
Power Supply Voltage  
+VS to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13 V  
–VS to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –8 V  
+VS to –VS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +20 V  
PWR GND to ECL GND or HQ GND . . . . . . . . . . ±0.4 V  
Inputs  
NOTES  
1Stresses above those listed under Absolute Maximum Ratings may cause perma-  
nent damage to the device. This is a stress rating only; functional operation of the  
device at these or any other conditions above those indicated in the operational  
sections of this specification is not implied. Absolute maximum limits apply  
individually, not in combination. Exposure to absolute maximum rating condi-  
tions for extended periods may affect device reliability.  
DATA, DATA, IOD, IOD, RLD, RLD . . . . . . +5 V, –3 V  
DATA to DATA, IOD to IOD, RLD to RLD . . . . . . . ±3 V  
LEL, LEL, LEH, LEH . . . . . . . . . . . . . . . . . . . +5 V, –3 V  
LEL to LEL, LEH to LEH . . . . . . . . . . . . . . . . . . . . . ±3 V  
VH, VL, VTERM to GND . . . . . . . . . . . . . . . . +9 V, –4 V  
VH to VL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±11 V  
(VH – VTERM) and (VTERM – VL) . . . . . . . . . . . . ±11 V  
HCOMP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +9 V, –4 V  
LCOMP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +9 V, –4 V  
HCOMP, LCOMP to VOUT . . . . . . . . . . . . . . . . . . . ±11 V  
Outputs  
2Output short circuit protection to ground is guaranteed as long as proper heat  
sinking is employed to ensure compliance with the operating temperature limits.  
3To ensure lead coplanarity (±0.002 inches) and solderability, handling with bare  
hands should be avoided and the device should be stored in environments at 24°C  
±5°C (75°F ± 10°F) with relative humidity not to exceed 65%.  
Table III. Package Thermal Characteristics  
Air Flow, FM  
JA, ؇C/W  
V
OUT Short Circuit Duration . . . . . . . . . . . . . . . .Indefinite2  
0
200  
400  
33  
25  
22  
VOUT Inhibit Mode . . . . . . . . . . . . . . . . . . . . . . . +9 V, –4 V  
VHDCPL . . . . . . . . Do Not Connect Except for Cap to VCC  
VLDCPL . . . . . . . . Do Not Connect Except for Cap to VEE  
QH, QH, QL, QL Maximum IOUT  
Continuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Surge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .100 mA  
THERM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13 V, 0 V  
ORDERING GUIDE  
Shipment Method  
Package  
Description  
Quantity per  
Shipping Container  
Package  
Option  
Model  
AD53033JSTP  
52-Lead LQFP-EDQUAD  
90  
SQ-52  
CAUTION  
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily  
accumulate on the human body and test equipment and can discharge without detection.  
Although the AD53033 features proprietary ESD protection circuitry, permanent damage may  
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD  
precautions are recommended to avoid performance degradation or loss of functionality.  
WARNING!  
ESD SENSITIVE DEVICE  
REV. 0  
–5–  
AD53033  
PIN CONFIGURATION  
52 51 50 49 48 47 46 45 44 43 42 41 40  
39  
V
1
2
V
EE  
CC  
PIN 1  
IDENTIFIER  
38  
37  
36  
35  
34  
DATAB  
DATA  
NC  
ECLGND  
QLB  
3
4
QL  
NC  
5
ECLGND  
QHB  
NC  
AD53033  
HEAT SINK UP  
(Not to Scale)  
6
33 PWRGND  
QH  
7
32  
V
ECLGND  
8
EE  
31  
V
L
9
PWRGND  
LELB  
30  
29  
28  
27  
NC  
NC  
10  
11  
12  
LEL  
NC  
NC  
LEHB  
LEH 13  
14 15 16 17 18 19 20 21 22 23 24 25 26  
NC = NO CONNECT  
OUTLINE DIMENSIONS  
Dimensions shown in inches and (mm).  
52-Lead LQFP–EDQUAD with Integral Heat Slug  
(SQ-52)  
0.063 (1.60)  
MAX  
0.630 (16.00) SQ  
0.551 (14.00) SQ  
0.030 (0.75)  
0.024 (0.60)  
0.018 (0.45)  
52  
40  
39  
1
SEATING  
PLANE  
0.270  
(6.86)  
DIA  
TOP VIEW  
(PINS DOWN)  
STANDOFF  
0.004 (0.10)  
MAX  
27  
13  
14  
26  
0.057 (1.45)  
0.055 (1.40)  
0.053 (1.35)  
0.006 (0.15)  
0.002 (0.05)  
7؇  
3.5؇  
0؇  
0.008 (0.20)  
0.004 (0.09)  
0.039 (1.00)  
BSC  
0.020 (0.50)  
0.017 (0.42)  
0.014 (0.35)  
CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED  
–6–  
REV. 0  

相关型号:

AD5303ARU

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303ARU

SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO16, MO-153AB, TSSOP-16
ROCHESTER

AD5303ARU-REEL7

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303ARU-REEL7

SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO16, MO-153AB, TSSOP-16
ROCHESTER

AD5303ARUZ

暂无描述
ADI

AD5303ARUZ1

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303BRU

+2.5 V to +5.5 V, 230 uA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303BRU-REEL

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303BRU-REEL

SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO16, MO-153AB, TSSOP-16
ROCHESTER

AD5303BRU-REEL7

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI

AD5303BRU-REEL7

暂无描述
ROCHESTER

AD5303BRUZ-REEL71

2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
ADI