AD7655ASTZ [ADI]
Low Cost, 4-Channel, 16-Bit 1 MSPS PulSAR® ADC; 低成本， 4通道， 16位， 1 MSPS ADC PulSAR®
| 型号： | AD7655ASTZ |
| 厂家： | 
ADI |
| 描述： | Low Cost, 4-Channel, 16-Bit 1 MSPS PulSAR® ADC |
| 文件： | 总28页 (文件大小：542K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Low Cost, 4-Channel, 16-Bit 1 MSPS
PulSAR® ADC
AD7655
FUNCTIONAL BLOCK DIAGRAM
FEATURES
AVDD AGND
REFGND REFx
DVDD DGND
4-channel, 16-bit resolution ADC
2 track-and-hold amplifiers
Throughput
1 MSPS (normal mode)
888 kSPS (impulse mode)
Analog input voltage range: 0 V to 5 V
No pipeline delay
Parallel and serial 5 V/3 V interface
SPI®/QSPI™/MICROWIRE™/DSP compatible
Single 5 V supply operation
TRACK/HOLD
×2
OVDD
OGND
D[15:0]
INA1
INAN
INA2
A0
SERIAL
PORT
MUX
MUX
16
SWITCHED
CAP DAC
MUX
SER/PAR
EOC
INB1
INBN
INB2
PD
BUSY
CS
CLOCK
PARALLEL
INTERFACE
CONTROL LOGIC AND
CALIBRATION CIRCUITRY
RD
RESET
A/B
AD7655
Power dissipation
120 mW typical
2.6 mW @ 10 kSPS
BYTESWAP
IMPULSE
CNVST
Package
Figure 1.
48-lead quad flat package (LQFP)
48-lead frame chip scale package (LFCSP)
Pin-to-pin compatible with the AD7654
Low cost
Table 1. PulSAR Selection
800 to
100 to 250 500 to 570 1000
Type/kSPS
>1000
AD7660/
AD7661
AD7650/
AD7652
AD7664/
AD7666
AD7653
AD7667
Pseudo
Differential
APPLICATIONS
AC motor control
3-phase power control
4-channel data acquisition
Uninterrupted power supplies
Communications
AD7663
AD7665
AD7671
AD7677
True Bipolar
AD7621
AD7623
True
Differential
18 Bit
AD7675
AD7678
AD7676
AD7679
AD7654
AD7674 AD7641
AD7655
Multichannel/
Simultaneous
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
1. Multichannel ADC.
The AD7655 is a low cost, simultaneous sampling, dual-
channel, 16-bit, charge redistribution SAR, analog-to-digital
converter that operates from a single 5 V power supply. It
contains two low noise, wide bandwidth, track-and-hold
amplifiers that allow simultaneous sampling, a high speed
16-bit sampling ADC, an internal conversion clock, error
correction circuits, and both serial and parallel system interface
ports. Each track-and-hold has a multiplexer in front to provide
a 4-channel input ADC. The A0 multiplexer control input
allows the choice of simultaneously sampling input pairs
INA1/INB1 (A0 = low) or INA2/INB2 (A0 = high). The part
features a very high sampling rate mode (normal) and, for low
power applications, a reduced power mode (impulse) where the
power is scaled with the throughput. Operation is specified
from −40°C to +85°C.
The AD7655 features 4-channel inputs with two sample-
and-hold circuits that allow simultaneous sampling.
2. Fast Throughput.
The AD7655 is a 1 MSPS, charge redistribution, 16-bit SAR
ADC with internal error correction circuitry.
3. Single-Supply Operation.
The AD7655 operates from a single 5 V supply. In impulse
mode, its power dissipation decreases with throughput.
4. Serial or Parallel Interface.
Versatile parallel or 2-wire serial interface arrangements
are compatible with both 3 V and 5 V logic.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
© 2005 Analog Devices, Inc. All rights reserved.
AD7655
TABLE OF CONTENTS
Features .............................................................................................. 1
Driver Amplifier Choice ........................................................... 16
Voltage Reference Input ............................................................ 17
Power Supply............................................................................... 17
Power Dissipation....................................................................... 17
Conversion Control ................................................................... 18
Digital Interface.......................................................................... 18
Parallel Interface......................................................................... 18
Serial Interface............................................................................ 20
Master Serial Interface............................................................... 20
Slave Serial Interface .................................................................. 22
Microprocessor Interfacing....................................................... 24
SPI Interface (ADSP-219X) ....................................................... 24
Application Hints ........................................................................... 25
Layout .......................................................................................... 25
Evaluating the AD7655 Performance...................................... 25
Outline Dimensions....................................................................... 26
Ordering Guide .......................................................................... 27
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description......................................................................... 1
Product Highlights ........................................................................... 1
Specifications..................................................................................... 3
Timing Specifications....................................................................... 5
Absolute Maximum Ratings............................................................ 7
ESD Caution.................................................................................. 7
Pin Configuration and Function Descriptions............................. 8
Terminology .................................................................................... 11
Typical Performance Characteristics ........................................... 12
Application Information................................................................ 14
Circuit Information.................................................................... 14
Modes of Operation ................................................................... 14
Transfer Functions...................................................................... 14
Typical Connection Diagram ................................................... 16
Analog Inputs.............................................................................. 16
Input Channel Multiplexer........................................................ 16
REVISION HISTORY
12/04—Rev. 0 to Rev. A
Changes to Figure 17...................................................................... 15
Changes to Figure 18...................................................................... 16
Changes to Voltage Reference Input section .............................. 17
Changes to Conversion Control section ..................................... 18
Changes to Digital Interface section............................................ 18
Updated Outline Dimensions....................................................... 25
9/05—Rev. A to Rev. B
Changes to General Description .................................................... 1
Changes to Specifications................................................................ 3
Changes to Timing Specifications.................................................. 5
Changes to Typical Performance Characteristics....................... 13
Changes to Figure 17...................................................................... 15
Added Table 8.................................................................................. 17
Changes to Figure 28...................................................................... 21
Updated Outline Dimensions....................................................... 26
Changes to Ordering Guide .......................................................... 27
11/02—Revision 0: Initial Version
Rev. B | Page 2 of 28
AD7655
SPECIFICATIONS
AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
RESOLUTION
16
Bits
ANALOG INPUT
Voltage Range
VINx – VINxN
VINxN
fIN = 100 kHz
1 MSPS throughput
0
−0.1
2 VREF
+0.5
V
V
dB
μA
Common-Mode Input Voltage
Analog Input CMRR
Input Current
55
45
Input Impedance1
THROUGHPUT SPEED
Complete Cycle (2 Channels)
Throughput Rate
Complete Cycle (2 Channels)
Throughput Rate
Normal mode
Normal mode
Impulse mode
Impulse mode
2
1
2.25
888
μs
MSPS
μs
0
0
kSPS
DC ACCURACY
Integral Linearity Error2
−6
15
+6
LSB3
Bits
No Missing Codes
Transition Noise
0.8
0.25
2
LSB
Full-Scale Error4
TMIN to TMAX
0.5
% of FSR
ppm/°C
% of FSR
ppm/°C
LSB
Full-Scale Error Drift4
Unipolar Zero Error4
Unipolar Zero Error Drift4
Power Supply Sensitivity
AC ACCURACY
TMIN to TMAX
0.25
0.8
0.8
AVDD = 5 V 5%
Signal-to-Noise
fIN = 100 kHz
fIN = 100 kHz
fIN = 100 kHz
fIN = 100 kHz
86
98
−96
86
dB5
dB
dB
Spurious-Free Dynamic Range
Total Harmonic Distortion
Signal-to-Noise and Distortion
dB
fIN = 100 kHz, −60 dB input
fIN = 100 kHz
30
−92
10
dB
dB
MHz
Channel-to-Channel Isolation
−3 dB Input Bandwidth
SAMPLING DYNAMICS
Aperture Delay
2
ns
Aperture Delay Matching
Aperture Jitter
Transient Response
30
5
ps
ps rms
ns
Full-scale step
250
REFERENCE
External Reference Voltage Range
2.3
2.5
AVDD/2
V
External Reference Current Drain
1 MSPS throughput
180
μA
DIGITAL INPUTS
Logic Levels
VIL
VIH
IIL
IIH
−0.3
+2.0
−1
+0.8
DVDD + 0.3
+1
+1
V
V
μA
μA
−1
DIGITAL OUTPUTS
Data Format6
Pipeline Delay7
VOL
ISINK = 1.6 mA
ISOURCE = −500 μA
0.4
V
V
VOH
OVDD − 0.2
Rev. B | Page 3 of 28
AD7655
Parameter
Conditions
Min
Typ
Max
Unit
POWER SUPPLIES
Specified Performance
AVDD
4.75
4.75
5
5
5.25
5.25
V
V
DVDD
OVDD
2.7
5.258
V
Operating Current9
1 MSPS throughput
AVDD
DVDD
OVDD
Power Dissipation
15.5
8.5
100
120
2.6
mA
mA
μA
mW
mW
mW
1 MSPS throughput9
20 kSPS throughput10
888 kSPS throughput10
135
125
+85
114
TEMPERATURE RANGE11
Specified Performance
TMIN to TMAX
−40
°C
1 See the Analog Inputs section.
2 Linearity is tested using endpoints, not best fit.
3 LSB means least significant bit. With the 0 V to 5 V input range, 1 LSB is 76.294 μV.
4 See the Terminology section. These specifications do not include the error contribution from the external reference.
5 All specifications in dB are referred to as full-scale input, FS. Tested with an input signal at 0.5 dB below full scale unless otherwise specified.
6 Parallel or serial 16 bit.
7 Conversion results are available immediately after completed conversion.
8 The maximum should be the minimum of 5.25 V and DVDD + 0.3 V.
9 In normal mode; tested in parallel reading mode.
10 In impulse mode; tested in parallel reading mode.
11 Consult sales for extended temperature range.
Rev. B | Page 4 of 28
AD7655
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
5
Typ
Max
Unit
CONVERSION AND RESET (See Figure 21 and Figure 22)
Convert Pulse Width
t1
ns
Time Between Conversions
(Normal Mode/Impulse Mode)
CNVST Low to BUSY High Delay
BUSY High All Modes Except in Master Serial Read After Convert Mode
(Normal Mode/Impulse Mode)
Aperture Delay
t2
t3
2/2.25
μs
ns
32
t4
t5
t6
1.75/2
μs
ns
ns
2
End of Conversions to BUSY Low Delay
Conversion Time
10
(Normal Mode/Impulse Mode)
Acquisition Time
RESET Pulse Width
t7
t8
t9
t10
1.75/2
μs
ns
ns
ns
250
10
CNVST Low to EOC High Delay
EOC High for Channel A Conversion
(Normal Mode/Impulse Mode)
EOC Low after Channel A Conversion
EOC High for Channel B Conversion
Channel Selection Setup Time
Channel Selection Hold Time
30
t11
t12
t13
t14
t15
1/1.25
0.75
30
μs
ns
μs
ns
ns
45
250
PARALLEL INTERFACE MODES (See Figure 23 to Figure 27)
CNVST Low to DATA Valid Delay
DATA Valid to BUSY Low Delay
Bus Access Request to DATA Valid
Bus Relinquish Time
t16
t17
t18
t19
t20
1.75/2
μs
ns
ns
ns
ns
14
5
40
15
40
A/B Low to Data Valid Delay
MASTER SERIAL INTERFACE MODES (See Figure 28 and Figure 29)
CS Low to SYNC Valid Delay
CS Low to Internal SCLK Valid Delay1
t21
t22
t23
10
10
10
ns
ns
ns
CS Low to SDOUT Delay
CNVST Low to SYNC Delay, Read During Convert
(Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
Internal SCK Period2
t24
t25
t26
t27
t28
t29
t30
t31
t32
t33
t34
t35
250/500
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3
23
12
7
4
2
40
Internal SCLK High2
Internal SCLK Low2
SDOUT Valid Setup Time2
SDOUT Valid Hold Time2
SCLK Last Edge to SYNC Delay2
1
CS High to SYNC HI-Z
10
10
10
CS High to Internal SCLK HI-Z
CS High to SDOUT HI-Z
BUSY High in Master Serial Read after Convert2
CNVST Low to SYNC Asserted Delay
(Normal Mode/Impulse Mode)
SYNC Deasserted to BUSY Low Delay
See Table 4
t36
t37
0.75/1
25
μs
ns
Rev. B | Page 5 of 28
AD7655
Parameter
Symbol
Min
Typ
Max
Unit
SLAVE SERIAL INTERFACE MODES (See Figure 31 and Figure 32)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
t38
t39
t40
t41
t42
t43
t44
5
3
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
18
External SCLK High
External SCLK Low
1 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise CL is 60 pF maximum.
2 In serial master read during convert mode. See Table 4 for serial master read after convert mode.
Table 4. Serial Clock Timings in Master Read After Convert
DIVSCLK[1]
0
0
1
1
DIVSCLK[0]
Symbol
t25
t26
t26
t27
t28
t29
t30
t31
0
1
0
1
Unit
ns
ns
ns
ns
ns
ns
ns
ns
μs
μs
SYNC to SCLK First Edge Delay Minimum
Internal SCLK Period Minimum
Internal SCLK Period Typical
Internal SCLK High Minimum
Internal SCLK Low Minimum
SDOUT Valid Setup Time Minimum
SDOUT Valid Hold Time Minimum
SCLK Last Edge to SYNC Delay Minimum
Busy High Width Maximum (Normal)
Busy High Width Maximum (Impulse)
3
17
50
70
22
21
18
4
3
4.25
4.5
17
100
140
50
49
18
30
30
6.25
6.5
17
25
40
12
7
4
2
1
3.25
3.5
200
280
100
99
18
80
80
10.75
11
t35
t35
Rev. B | Page 6 of 28
AD7655
ABSOLUTE MAXIMUM RATINGS
Table 5.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Parameter
Values
Analog Input
INAx1, INBx1, REFx, INxN, REFGND
AVDD + 0.3 V to
AGND − 0.3 V
Ground Voltage Differences
AGND, DGND, OGND
Supply Voltages
0.3 V
AVDD, DVDD, OVDD
AVDD to DVDD, AVDD to OVDD
DVDD to OVDD
–0.3 V to +7 V
7 V
−0.3 V to +7 V
−0.3 V to DVDD + 0.3 V
700 mW
2.5 W
150°C
−65°C to +150°C
I
1.6mA
OL
TO OUTPUT
PIN
Digital Inputs
1.4V
C
L
Internal Power Dissipation2
Internal Power Dissipation3
Junction Temperature
Storage Temperature Range
Lead Temperature Range
(Soldering 10 sec)
60pF*
I
500μA
OH
*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND
SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD
OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.
C
L
300°C
Figure 2. Load Circuit for Digital Interface Timing
1 See the Analog Inputs section.
2 Specification is for device in free air: 48-lead LQFP, θJA = 91°C/W,
θJC = 30°C/W.
3 Specification is for device in free air: 48-lead LFCSP, θJA = 26°C/W.
2V
0.8V
tDELAY
tDELAY
2V
2V
0.8V
0.8V
Figure 3. Voltage Reference Levels for Timing
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate
on the human body and test equipment and can discharge without detection. Although this product
features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to
high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid
performance degradation or loss of functionality.
Rev. B | Page 7 of 28
AD7655
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
48 47 46 45 44 43 42 41 40 39 38 37
1
36
35
34
33
32
31
30
29
28
27
26
25
AGND
DVDD
CNVST
PD
PIN 1
2
AVDD
3
4
A0
BYTESWAP
A/B
RESET
CS
5
AD7655
TOP VIEW
(Not to Scale)
6
DGND
RD
7
IMPULSE
SER/PAR
D0
EOC
BUSY
D15
8
9
10
11
12
D1
D14
D2/DIVSCLK[0]
D3/DIVSCLK[1]
D13
D12
13 14 15 16 17 18 19 20 21 22 23 24
Figure 4. 48-Lead LQFP (ST-48) and 48-Lead LFCSP (CP-48)
Table 6. Pin Function Descriptions
Pin No. Mnemonic
Type1 Description
1, 47, 48 AGND
P
Analog Power Ground Pin.
2
3
AVDD
A0
P
DI
Input Analog Power Pin. Nominally 5 V.
Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then
converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted.
4
5
BYTESWAP
A/B
DI
DI
Parallel Mode Selection (8 Bit, 16 Bit). When LOW, the LSB is output on D[7:0] and the MSB is output on
D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH,
the data from Channel A is read. In serial mode, when HIGH, Channel A is output first followed by
Channel B. When LOW, Channel B is output first followed by Channel A.
6, 20
7
DGND
IMPULSE
P
DI
Digital Power Ground.
Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power
dissipation is approximately proportional to the sampling rate.
8
SER/PAR
D[0:1]
DI
Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface
mode is selected and some bits of the DATA bus are used as a serial port.
Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high
impedance.
9, 10
11, 12
DO
DI/O
D[2:3] or
When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus.
DIVSCLK[0:1]
When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is the serial master read after
convert mode. These inputs, part of the serial port, are used to slow down the internal serial clock that
clocks the data output. In the other serial modes, these inputs are not used.
13
14
D[4]
DI/O
DI/O
When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus.
or EXT/INT
When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing
the internal or an external data clock called, respectively, master and slave mode. With EXT/INT tied
LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is
synchronized to an external clock signal connected to the SCLK input.
D[5]
When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus.
or INVSYNC
When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC
signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
Rev. B | Page 8 of 28
AD7655
Pin No. Mnemonic
Type1 Description
15
D[6]
DI/O
When SER/PAR is LOW, this output is used as Bit 6 of the parallel port data output bus.
or INVSCLK
When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in
both master and slave modes.
16
D[7]
DI/O
When SER/PAR is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus.
or RDC/SDIN
When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a
read mode selection input, depending on the state of EXT/INT.
When EXT/INT is HIGH, RDC/SDIN can be used as a data input to daisy-chain the conversion results
from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on SDOUT
with a delay of 32 SCLK periods after the initiation of the read sequence.
When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the
previous data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output
on SDOUT only when the conversion is complete.
17
18
OGND
OVDD
P
P
Input/Output Interface Digital Power Ground.
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface
(5 V or 3 V).
19, 36
21
DVDD
D[8]
P
DO
Digital Power. Nominally at 5 V.
When SER/PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus.
or SDOUT
When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchronized
to SCLK. Conversion results are stored in a 32-bit on-chip register. The AD7655 provides the two
conversion results, MSB first, from its internal shift register. The order of channel outputs is controlled
by A/B. In serial mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK.
In serial mode, when EXT/INT is HIGH:
If INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge.
If INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.
When SER/PAR is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus.
22
23
D[9]
DI/O
DO
or SCLK
When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output,
depends upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated
depends on the logic state of the INVSCLK pin.
D[10]
When SER/PAR is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus.
or SYNC
When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = Logic LOW).
When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and frames SDOUT. After
the first channel is output, SYNC is pulsed LOW. When a read sequence is initiated and INVSYNC is
HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid. After the first channel is
output, SYNC is pulsed HIGH.
24
D[11]
DO
When SER/PAR is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus.
or RDERROR
When SER/PAR is HIGH and EXT/INT is HIGH, this output, part of the serial port, is used as an
incomplete read error flag. In slave mode, when a data read is started but not complete when the
following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25 to 28 D[12:15]
DO
DO
Bit 12 to Bit 15 of the parallel port data output bus. When SER/PAR is HIGH, these outputs are in high
impedance.
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the two
conversions are complete and the data is latched into the on-chip shift register. The falling edge of
BUSY can be used as a data ready clock signal.
29
BUSY
30
31
32
EOC
RD
DO
DI
End of Convert Output. Goes LOW at each channel conversion.
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
CS
DI
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS is
also used to gate the external serial clock.
33
34
RESET
PD
DI
DI
Reset Input. When set to a logic HIGH, reset the AD7655. Current conversion, if any, is aborted. If not
used, this pin could be tied to DGND.
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are
inhibited after the current conversion is completed.
Rev. B | Page 9 of 28
AD7655
Pin No. Mnemonic
Type1 Description
35
CNVST
DI
Start Conversion. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion. In impulse mode (IMPULSE = HIGH), if CNVST is held LOW when the acquisition
phase (t8) is complete, the internal sample-and-hold is put into the hold state and a conversion is
immediately started.
37
38
39, 41
40, 45
42, 43
44, 46
REF
AI
AI
AI
AI
AI
AI
This input pin is used to provide a reference to the converter.
Reference Input Analog Ground.
Channel B Analog Inputs.
Analog Inputs Ground Senses. Allow to sense each channel ground independently.
These inputs are the references applied to Channel A and Channel B, respectively.
Channel A Analog Inputs.
REFGND
INB1, INB2
INBN, INAN
REFB, REFA
INA2, INA1
1 Al = input; DI = digital input; DO = digital output; DI/O = bidirectional digital; P = power.
Rev. B | Page 10 of 28
AD7655
TERMINOLOGY
Integral Nonlinearity Error (INL)
Total Harmonic Distortion (THD)
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive full
scale. The point used as negative full scale occurs ½ LSB before
the first code transition. Positive full scale is defined as a level
1½ LSBs beyond the last code transition. The deviation is
measured from the middle of each code to the true straight line.
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in decibels.
Signal-to-Noise and Distortion Ratio (SINAD)
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
SINAD is expressed in decibels.
Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. Differential
nonlinearity is the maximum deviation from this ideal value,
and is often specified in terms of resolution for which no
missing codes are guaranteed.
Spurious-Free Dynamic Range (SFDR)
The difference, in decibels, between the rms amplitude of the
input signal and the peak spurious signal.
Full-Scale Error
Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD and expressed in bits by
The last transition (from 111. . .10 to 111. . .11) should occur for
an analog voltage 1½ LSBs below the nominal full scale
(4.999886 V for the 0 V to 5 V range). The full-scale error is the
deviation of the actual level of the last transition from the ideal
level.
ENOB = (SINADdB − 1.76)/6.02
Aperture Delay
Aperture delay is a measure of acquisition performance and is
Unipolar Zero Error
measured from the falling edge of the
input to when
CNVST
The first transition should occur at a level ½ LSB above analog
ground (76.29 μV for the 0 V to 5 V range). The unipolar zero
error is the deviation of the actual transition from that point.
the input signals are held for a conversion.
Transient Response
The time required for the AD7655 to achieve its rated accuracy
after a full-scale step function is applied to its input.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in decibels.
Rev. B | Page 11 of 28
AD7655
TYPICAL PERFORMANCE CHARACTERISTICS
5
4
3
2
3
2
1
0
1
0
–1
–2
–3
–4
–5
–1
–2
–3
65536
0
16384
32768
CODE
49152
0
16384
49152
65536
32768
CODE
Figure 5. Integral Nonlinearity vs. Code
Figure 8. Differential Nonlinearity vs. Code
9000
8000
7000
8000
8480
7059
6894
7000
6000
5000
6000
5000
4000
3000
2000
4000
3000
2000
3505
3396
1230
1094
739
1000
0
1000
0
0
5
220
39
0
0
0
77
29
0
0
7FFC 7FFD 7FFE 7FFF 8000 8001 8002 8003 8004
CODE IN HEX
7FFC 7FFD 7FFE 7FFF 8000 8001 8002 8003 8004 8005
CODE IN HEX
Figure 9. Histogram of 16,384 Conversions of a DC Input at the
Code Center
Figure 6. Histogram of 16,384 Conversions of a DC Input at the
Code Transition
0
–90
96
93
90
8192 POINT FFT
f
f
= 500kHz
S
–20
–40
= 100kHz, –0.5dB
IN
SNR = 85.8dB
THD = –91.4dB
SFDR = 93.6dB
SINAD = 84.5dB
–94
–60
–80
–98
THD
–100
–120
87
84
–102
–106
–140
–160
–180
SNR
25
50
100 125 150
200
250
0
75
175
225
–55
–35
–15
5
25
45
65
85
105
125
FREQUENCY (kHz)
TEMPERATURE (°C)
Figure 10. SNR, THD vs. Temperature
Figure 7. FFT Plot
Rev. B | Page 12 of 28
AD7655
100
95
90
85
80
100
10
16.0
15.5
15.0
14.5
14.0
NORMAL AVDD
NORMAL DVDD
IMPULSE AVDD
1
SNR
IMPULSE DVDD
0.1
0.01
SINAD
ENOB
0.001
0.0001
13.5
13.0
OVDD 2.7V
75
70
10
100
FREQUENCY (kHz)
1
1000
1
10
SAMPLING RATE (kSPS)
100
1000
Figure 11. SNR, SINAD, and ENOB vs. Frequency
Figure 14. Operating Currents vs. Sample Rate
50
40
30
20
–75
105
100
95
OVDD = 2.7V @ 85°C
OVDD = 2.7V @ 25°C
–80
–85
SFDR
CROSSTALK B TO A
–90
90
OVDD = 5V @ 85°C
OVDD = 5V @ 25°C
–95
85
CROSSTALK A TO B
THD
–100
–105
80
THIRD HARMONIC
SECOND HARMONIC
10
0
75
–110
70
1000
0
50
100
(pF)
150
200
10
100
FREQUENCY (kHz)
1
C
L
Figure 12. THD, Harmonics, Crosstalk, and SFDR vs. Frequency
Figure 15. Typical Delay vs. Load Capacitance CL
5
4
3
FULL-SCALE ERROR
2
ZERO ERROR
1
0
–1
–2
–3
–4
–5
–55 –35 –15
5
25
45
65
C)
85
105
125
TEMPERATURE (
°
Figure 13. Full-Scale Error and Zero Error vs. Temperature
Rev. B | Page 13 of 28
AD7655
APPLICATION INFORMATION
CIRCUIT INFORMATION
TRANSFER FUNCTIONS
The AD7655 is a very fast, low power, single-supply, precise
simultaneous sampling 16-bit ADC.
The AD7655 data format is straight binary. The ideal transfer
characteristic for the AD7655 is shown in Figure 16 and Table 7.
The LSB size is 2 × VREF/65536, which is about 76.3 μV.
The AD7655 provides the user with two on-chip, track-and-
hold, successive approximation ADCs that do not exhibit any
pipeline or latency, making it ideal for multiple multiplexed
channel applications. The AD7655 can also be used as a
4-channel ADC with two pairs simultaneously sampled.
111...111
111...110
111...101
The AD7655 can be operated from a single 5 V supply and be
interfaced to either 5 V or 3 V digital logic. It is housed in a
48-lead LQFP or a tiny, 48-lead LFCSP that combines space
savings and allows flexible configurations as either a serial or
parallel interface. The AD7655 is pin-to-pin compatible with
PulSAR ADCs.
000...010
000...001
000...000
–FS
–FS + 1 LSB
+FS – 1 LSB
+FS – 1.5 LSB
ANALOG INPUT
–FS + 0.5 LSB
MODES OF OPERATION
The AD7655 features two modes of operation, normal mode
and impulse mode. Each of these modes is suitable for specific
applications.
Figure 16. ADC Ideal Transfer Function
Normal mode is the fastest mode (1 MSPS). Except when it is
powered down (PD = HIGH), the power dissipation is almost
independent of the sampling rate.
Table 7. Output Codes and Ideal Input Voltages
Analog Input
Description
FSR − 1 LSB
FSR − 2 LSB
Midscale + 1 LSB
Midscale
VREF = 2.5 V
4.999924 V
4.999847 V
2.500076 V
2.5 V
Digital Output Code
0xFFFF1
0xFFFE
0x8001
0x8000
Impulse mode, the lowest power dissipation mode, allows
power saving between conversions. The maximum throughput
in this mode is 888 kSPS. When operating at 20 kSPS, for
example, it typically consumes only 2.6 mW. This feature makes
the AD7655 ideal for battery-powered applications.
Midscale − 1 LSB
−FSR + 1 LSB
−FSR
2.499924 V
−76.29 μV
0 V
0x7FFF
0x0001
0x00002
1 This is also the code for overrange analog input:
(VINx – VINxN above 2 × (VREF – VREFGND)).
2 This is also the code for underrange analog input (VINx below VINxN).
Rev. B | Page 14 of 28
AD7655
DVDD
ANALOG
SUPPLY
(5V)
30Ω
DIGITAL SUPPLY
(3.3V OR 5V)
NOTE 6
+
+
+
100nF
10μF
10μF
100nF
100nF
10μF
AD780
AVDD AGND
REF
DGND
OVDD
OGND
DVDD
SERIAL PORT
2.5V REF
NOTE 1
SCLK
REF A
1MΩ
100nF
NOTE 1
C
+
REF
REF B
50kΩ
1μF
SDOUT
NOTE 2
REFGND
NOTE 3
50Ω
BUSY
μC/μP/
DSP
50Ω
-
10Ω
CNVST
D
NOTE 4
INA1
U1
+
ANALOG INPUT A1
2.7nF
NOTE 7
C
C
NOTE 5
AD7655
A0
SER/PAR
A/B
DVDD
50Ω
CS
RD
-
10Ω
NOTE 4
U2
INA2
INAN
BYTESWAP
RESET
PD
CLOCK
+
ANALOG INPUT A2
2.7nF
C
C
NOTE 5
50Ω
-
10Ω
INB1
NOTE 4 U3
+
ANALOG INPUT B1
2.7nF
C
C
NOTE 5
50Ω
-
10Ω
NOTE 4
U4
INB2
INBN
+
ANALOG INPUT B2
2.7nF
C
C
NOTE 5
NOTES
1. SEE VOLTAGE REFERENCE INPUT SECTION.
2. WITH THE RECOMMENDED VOLTAGE REFERENCES, C
IS 47μF. SEE VOLTAGE REFERENCE INPUT SECTION.
REF
3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.
4. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
5. SEE ANALOG INPUTS SECTION.
6. OPTIONAL, SEE POWER SUPPLY SECTION.
7. OPTIONAL LOW JITTER CNVST. SEE CONVERSION CONTROL SECTION.
Figure 17. Typical Connection Diagram (Serial Interface)
Rev. B | Page 15 of 28
AD7655
TYPICAL CONNECTION DIAGRAM
Figure 17 shows a typical connection diagram for the AD7655.
Some of the circuitry shown in this diagram is optional and is
discussed in the following sections.
be kept low because it affects the ac performance, especially the
total harmonic distortion. The maximum source impedance
depends on the amount of total harmonic distortion (THD)
that can be tolerated. The THD degrades when the source
impedance increases.
ANALOG INPUTS
Figure 18 shows a simplified analog input section of the
AD7655.
INPUT CHANNEL MULTIPLEXER
The AD7655 allows the choice of simultaneously sampling the
inputs pairs INA1/INB1 or INA2/INB2 with the A0 multiplexer
input. When A0 is low, the input pairs INA1/INB1 are selected,
and when A0 is high, the input pairs INA2/INB2 are selected.
Note that INAx is always converted before INBx regardless of
AVDD
A0 = L
A0 = H
R
A
INA1
INA2
C
C
S
INAN
INBN
INB1
the state of the digital interface channel selection A/ pin.
B
Also note that the channel selection control, A0, should not be
changed during the acquisition phase of the converter. Refer to
the Conversion Control section and Figure 21 for timing details.
A0 = L
A0 = H
S
INB2
R
B
DRIVER AMPLIFIER CHOICE
AGND
A0
Although the AD7655 is easy to drive, the driver amplifier
needs to meet at least the following requirements:
Figure 18. Simplified Analog Input
The diodes shown in Figure 18 provide ESD protection for
the inputs. Care must be taken to ensure that the analog input
signal never exceeds the absolute ratings on these inputs.
This causes the diodes to become forward biased and start
conducting current. These diodes can handle a forward-biased
current of 120 mA maximum. This condition can occur when
the input buffer (U1) or (U2) supplies are different from AVDD.
In such a case, an input buffer with a short-circuit current
limitation can be used to protect the part.
•
The noise generated by the driver amplifier needs to be
kept as low as possible to preserve the SNR and transition
noise performance of the AD7655. The noise coming from
the driver is filtered by the AD7655 analog input circuit
one-pole, low-pass filter made by RA, RB, and CS or by an
external filter, if one is used.
•
•
The driver needs to have a THD performance suitable to
that of the AD7655.
For multichannel, multiplexed applications, the driver
amplifier and the AD7655 analog input circuit together
must be able to settle for a full-scale step of the capacitor
array at a 16-bit level (0.0015%). In the data sheet for the
driver amplifier, the settling at 0.1% or 0.01% is more
commonly specified. This could differ significantly from
the settling time at a 16-bit level and should be verified
prior to driver selection.
This analog input structure allows the sampling of the
differential signal between INx and INxN. Unlike other
converters, the INxN is sampled at the same time as the INx
input. By using differential inputs, small signals common to
both inputs are rejected.
During the acquisition phase, for ac signals, the AD7655
behaves like a one-pole RC filter consisting of the equivalent
resistance RA, RB, and CS. The resistors RA and RB are typically
500 Ω and are a lumped component made up of some serial
resistors and the on resistance of the switches. The CS capacitor
is typically 32 pF and is mainly the ADC sampling capacitor.
This one-pole filter with a typical −3 dB cutoff frequency of
10 MHz reduces undesirable aliasing effects and limits the
noise coming from the inputs.
The AD8021 meets these requirements and, for almost all
applications, is usually appropriate. The AD8021 needs an
external compensation capacitor of 10 pF. This capacitor should
have good linearity as an NPO ceramic or mica type. The
AD8022 can be used where a dual version is needed and a gain
of +1 is used.
The AD829 is another alternative where high frequency (above
100 kHz) performance is not required. In a gain of +1, it
requires an 82 pF NPO or mica type compensation capacitor.
Because the input impedance of the AD7655 is very high, the
AD7655 can be driven directly by a low impedance source
without gain error. To further improve the noise filtering of the
AD7655 analog input circuit, an external, one-pole RC filter
between the amplifier output and the ADC input, as shown in
Figure 17, can be used. However, the source impedance has to
The AD8610 is another option where low bias current is needed
in low frequency applications.
Refer to Table 8 for some recommended op amps.
Rev. B | Page 16 of 28
AD7655
Table 8. Recommended Driver Amplifiers
OVDD does not exceed DVDD by more than 0.3 V, and thus is
free from supply voltage induced latch-up. Additionally, it is
very insensitive to power supply variations over a wide
frequency range, as shown in Figure 19.
Amplifier
Typical Application
ADA4841
Very low noise, low distortion, low power,
low frequency
AD829
AD8021
AD8022
Very low noise, low frequency
Very low noise, high frequency
Very low noise, high frequency, dual
70
65
60
55
50
45
40
AD8605/AD8606/ 5 V single supply, low power,
AD8608/AD8615/ low frequency, single/dual/quad
AD8616/ AD8618
AD8610/AD8620
Low bias current, low frequency,
single/dual
VOLTAGE REFERENCE INPUT
The AD7655 requires an external 2.5 V reference. The reference
input should be applied to REF, REFA, and REFB. The voltage
reference input REF of the AD7655 has a dynamic input
impedance; it should therefore be driven by a low impedance
source with an efficient decoupling. This decoupling depends
on the choice of the voltage reference but usually consists of a
1 μF ceramic capacitor and a low ESR tantalum capacitor
connected to the REFA, REFB, and REFGND inputs with
minimum parasitic inductance. A value of 47 μF is appropriate
for the tantalum capacitor when using one of the recommended
reference voltages:
10
100
1000
10000
1
FREQUENCY (kHz)
Figure 19. PSRR vs. Frequency
POWER DISSIPATION
In impulse mode, the AD7655 automatically reduces its power
consumption at the end of each conversion phase. During the
acquisition phase, the operating currents are very low, which
allows significant power savings when the conversion rate is
reduced, as shown in Figure 20. This feature makes the AD7655
ideal for very low power battery applications.
•
The low noise, low temperature drift AD780, ADR421,
and ADR431 voltage references
•
The low cost AD1582 voltage reference
Note that the digital interface remains active even during the
acquisition phase. To reduce the operating digital supply
currents even further, the digital inputs need to be driven close
to the power rails (that is, DVDD and DGND), and OVDD
should not exceed DVDD by more than 0.3 V.
For applications using multiple AD7655s with one voltage
reference source, it is recommended that the reference source
drives each ADC in a star configuration with individual
decoupling placed as close as possible to the REF/REFGND
inputs. Also, it is recommended that a buffer, such as the
AD8031/AD8032, be used in this configuration.
1000
Care should be taken with the reference temperature coefficient
of the voltage reference, which directly affects the full-scale
accuracy if this parameter is applicable. For instance, a
15 ppm/°C tempco of the reference changes the full-scale
accuracy by 1 LSB/°C.
NORMAL
100
IMPULSE
10
POWER SUPPLY
1
The AD7655 uses three sets of power supply pins: an analog
5 V supply AVDD, a digital 5 V core supply DVDD, and a
digital input/output interface supply OVDD. The OVDD
supply allows direct interface with any logic working between
2.7 V and DVDD + 0.3 V. To reduce the number of supplies
needed, the digital core (DVDD) can be supplied through a
simple RC filter from the analog supply, as shown in Figure 17.
The AD7655 is independent of power supply sequencing, once
0.1
100
1000
1
10
SAMPLING RATE (kSPS)
Figure 20. Power Dissipation vs. Sample Rate
Rev. B | Page 17 of 28
AD7655
CONVERSION CONTROL
Figure 21 shows a detailed timing diagram of the conversion
The two signals,
and
, control the interface. When at
RD
CS
least one of these signals is high, the interface outputs are in
high impedance. Usually allows the selection of each
process. The AD7655 is controlled by the signal
,
CNVST
which initiates conversion. Once initiated, it cannot be
restarted or aborted, even by the power-down input, PD,
CS
AD7655 in multicircuit applications and is held low in a single
AD7655 design. is generally used to enable the conversion
until the conversion is complete. The
signal operates
CNVST
RD
independently of the
and
signals.
CS
RD
result on the data bus. In parallel mode, signal A/ allows the
B
choice of reading either the output of Channel A or Channel B,
t2
whereas in serial mode, signal A/ controls which channel is
B
t1
output first.
CNVST
t15
Figure 22 details the timing when using the RESET input. Note
the current conversion, if any, is aborted and the data bus is
high impedance while RESET is high.
t14
A0
BUSY
t3
t9
t4
RESET
t10
EOC
t13
t11
t12
t6
BUSY
t5
MODE
CONVERT A CONVERT B
t7
ACQUIRE
CONVERT
ACQUIRE
DATA
BUS
t8
Figure 21. Basic Conversion Timing
t8
Although
is a digital signal, it should be designed with
CNVST
CNVST
special care with fast, clean edges and levels, and with minimum
overshoot and undershoot or ringing.
Figure 22. Reset Timing
PARALLEL INTERFACE
For applications where the SNR is critical, the
signal
CNVST
should have very low jitter. One solution is to use a dedicated
oscillator for generation or, at least, to clock it with a
The AD7655 is configured to use the parallel interface when
SER/
is held low.
CNVST
PAR
high frequency low jitter clock, as shown in Figure 17.
Master Parallel Interface
In impulse mode, conversions can be automatically initiated. If
Data can be read continuously by tying
and
low, thus
RD
CS
is held low when BUSY is low, the AD7655 controls the
CNVST
acquisition phase and automatically initiates a new conversion.
By keeping low, the AD7655 keeps the conversion
requiring minimal microprocessor connections. However, in
this mode the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 23 details the timing for this mode.
CNVST
process running by itself. Note that the analog input has to be
settled when BUSY goes low. Also, at power-up, should
CNVST
CS = RD = 0
be brought low once to initiate the conversion process. In this
mode, the AD7655 can sometimes run slightly faster than the
guaranteed limits of 888 kSPS in impulse mode. This feature
does not exist in normal mode.
t1
CNVST
t16
BUSY
DIGITAL INTERFACE
t4
The AD7655 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7655 digital interface accommodates either 3 V or 5 V logic
when the OVDD supply pin of the AD7655 is connected to the
host system interface digital supply.
t3
EOC
t10
t17
DATA
BUS
PREVIOUS CHANNEL B
OR NEW A
NEW A
OR B
PREVIOUS CHANNEL A
OR B
Figure 23. Master Parallel Data Timing for Reading (Continuous Read)
Rev. B | Page 18 of 28
AD7655
Slave Parallel Interface
8-Bit Interface (Master or Slave)
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase, or
during the other channel’s conversion, or during the following
conversion, as shown in Figure 24 and Figure 25, respectively.
When the data is read during the conversion, however, it is
recommended that it is read only during the first half of the
conversion phase. This avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry.
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 26, the LSB byte is output on D[7:0] and the
MSB is output on D[15:8] when BYTESWAP is low. When
BYTESWAP is high, the LSB and MSB bytes are swapped, the
LSB is output on D[15:8], and the MSB is output on D[7:0]. By
connecting BYTESWAP to an address line, the 16-bit data can
be read in 2 bytes on either D[15:8] or D[7:0].
CS
RD
CS
RD
BYTESWAP
BUSY
HI-Z
HI-Z
HI-Z
HIGH BYTE
LOW BYTE
PINS D[15:8]
PINS D[7:0]
CURRENT
DATA BUS
t18
LOW BYTE
t18
HIGH BYTE
t19
HI-Z
CONVERSION
t18
t19
Figure 26. 8-Bit Parallel Interface
Figure 24. Slave Parallel Data Timing for Reading (Read after Convert)
Channel A/ Output
B
CS = 0
CNVST, RD
t1
The A/ input controls which channel’s conversion results
B
(INAx or INBx) are output on the data bus. The function-ality
t12
of A/ is detailed in Figure 27. When high, the data from
B
t10
t13
t11
Channel A is available on the data bus. When low, the data from
Channel B is available on the bus. Note that in parallel reading
mode, Channel A can be read immediately after the end of
EOC
BUSY
t4
conversion (
), while Channel B is still in its converting
EOC
t3
phase. However, in any of the serial reading modes Channel A
data is updated only after Channel B conversion.
PREVIOUS
CONVERSION
DATA BUS
CS
t18
t19
RD
Figure 25. Slave Parallel Data Timing for Reading (Read During Convert)
A/B
HI-Z
HI-Z
DATA BUS
CHANNEL A
t18
CHANNEL B
t20
B
Figure 27. A/ Channel Reading
Rev. B | Page 19 of 28
AD7655
SERIAL INTERFACE
The AD7655 is configured to use the serial interface when the
Usually, because the AD7655 is used with a fast throughput, the
master read during convert mode is the most recommended
serial mode when it can be used. In this mode, the serial clock
and data toggle at appropriate instants, which minimizes
potential feed through between digital activity and the critical
conversion decisions. The SYNC signal goes low after the LSB
of each channel has been output. Note that in this mode, the
SCLK period changes because the LSBs require more time to
settle, and the SCLK is derived from the SAR conversion clock.
SER/
is held high. The AD7655 outputs 32 bits of data, MSB
PAR
first, on the SDOUT pin. The order of the channels being output
is also controlled by A/ . When high, Channel A is output first;
B
when low, Channel B is output first. This data is synchronized
with the 32 clock pulses provided on the SCLK pin.
MASTER SERIAL INTERFACE
Internal Clock
The AD7655 is configured to generate and provide the serial
Note that in master read after convert mode, unlike in other
modes, the BUSY signal returns low after the 32 bits of data are
pulsed out and not at the end of the conversion phase, which
results in a longer BUSY width. One advantage of using this
mode is that it can accommodate slow digital hosts because the
serial clock can be slowed down by using the DIVSCLK[1:0]
inputs. Refer to Table 4 for the timing details.
data clock SCLK when the EXT/
pin is held low. The
INT
AD7655 also generates a SYNC signal to indicate to the host
when the serial data is valid. The serial clock SCLK and the
SYNC signal can be inverted, if desired, using the INVSCLK
and INVSYNC inputs, respectively. The output data is valid on
both the rising and falling edge of the data clock. In this mode,
the D7/RDC/SDIN input is used to select between reading after
conversion (RDC = low) or reading previous conversion results
during conversion (RDC = high). Figure 28 and Figure 29 show
the detailed timing diagrams of these two modes.
Rev. B | Page 20 of 28
AD7655
EXT/INT = 0
RDC/SDIN = 0
INVSCLK = INVSYNC = 0
A/B = 1
CS, RD
CNVST
BUSY
EOC
t35
t3
t11
t10
t12
t13
t37
t26
t36
t32
SYNC
t26
t28
t25
t21
t27
16
t31
t33
1
2
17
31
32
SCLK
t29
t22
t34
CH A
D14
CH A
D0
CH B
D0
CH A
D15
CH B
D15
CH B
D1
SDOUT
X
t23
t30
Figure 28. Master Serial Data Timing for Reading (Read After Convert)
EXT/INT = 0
INVSCLK = INVSYNC = 0
A/B = 1
RDC/SDIN = 1
CS, RD
CNVST
t1
t3
BUSY
EOC
t12
t10
t13
t11
t24
t32
SYNC
t21
t26
t27 t28
t31
t33
t22
SCLK
1
2
16
1
2
16
t25
t34
CH B
D15
CH B
D14
CH A
D15
CH A
D14
SDOUT
CH B D0
CH A D0
X
t23
t30
t29
Figure 29. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)
Rev. B | Page 21 of 28
AD7655
An example of the concatenation of two devices is shown in
Figure 30. Simultaneous sampling is possible by using a
SLAVE SERIAL INTERFACE
External Clock
CNVST
common
signal. Note that the RDC/SDIN input is
The AD7655 is configured to accept an externally supplied
latched on the edge of SCLK opposite the one used to shift out
the data on SDOUT. Therefore, the MSB of the upstream
converter follows the LSB of the downstream converter on the
next SCLK cycle. The SDIN input should be tied either high or
low on the most upstream converter in the chain.
serial data clock on the SCLK pin when the EXT/
pin is
INT
held high. In this mode, several methods can be used to read
the data. The external serial clock is gated by . When both
CS
are low, the data can be read after each conversion or
CS
and
RD
during the following conversion. The external clock can be
either a continuous or discontinuous clock. A discontinuous
clock can be either normally high or normally low when
inactive. Figure 31 and Figure 32 show the detailed timing
diagrams of these methods.
BUSY
OUT
BUSY
BUSY
AD7655
AD7655
#2 (UPSTREAM)
#1 (DOWNSTREAM)
While the AD7655 is performing a bit decision, it is important
that voltage transients do not occur on digital input/output pins
or degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase of each channel, because the AD7655 provides error
correction circuitry that can correct for an improper bit
decision made during the first half of the conversion phase. For
this reason, it is recommended that when an external clock is
provided, it is a discontinuous clock that is toggling only when
BUSY is low or, more importantly, that it does not transition
DATA
OUT
RDC/SDIN
SDOUT
RDC/SDIN
SDOUT
CNVST
CS
CNVST
CS
SCLK
SCLK
SCLK IN
CS IN
CNVST IN
Figure 30. Two AD7655s in a Daisy-Chain Configuration
during the latter half of
high.
EOC
External Clock Data Read (Previous) During Convert
Figure 32 shows the detailed timing diagrams of this method.
During a conversion, while both and are low, the result
of the previous conversion can be read. The data is shifted out,
MSB first, with 32 clock pulses, and is valid on both the rising
and falling edges of the clock. The 32 bits have to be read before
the current conversion is completed; otherwise, RDERROR is
pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no daisy-chain
feature in this mode, and RDC/SDIN input should always be
tied either high or low.
External Discontinuous Clock Data Read After Convert
CS
RD
Although the maximum throughput cannot be achieved in this
mode, it is the most recommended of the serial slave modes.
Figure 31 shows the detailed timing diagrams of this mode.
After a conversion is complete, indicated by BUSY returning
low, the conversion results can be read while both
and
CS
RD
are low. Data is shifted out from both channels’ MSB first, with
32 clock pulses, and is valid on both rising and falling edges of
the clock.
Among the advantages of using this mode is that conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion process.
Another advantage is the ability to read the data at any speed up
to 40 MHz, which accommodates both slow digital host
interface and the fastest serial reading.
To reduce performance degradation due to digital activity, a fast
discontinuous clock (at least 32 MHz in impulse mode and
40 MHz in normal mode) is recommended to ensure that all of
the bits are read during the first half of each conversion phase
(
high, t11, t12).
EOC
It is also possible to begin to read data after conversion and
continue to read the last bits after a new conversion has been
initiated. This allows the use of a slower clock speed such as
26 MHz in impulse mode and 30 MHz in normal mode.
Finally, in this mode only, the AD7655 provides a daisy-chain
feature using the RDC/SDIN (serial data in) input pin for
cascading multiple converters together. This feature is useful for
reducing component count and wiring connections when it is
desired, as in isolated multiconverter applications.
Rev. B | Page 22 of 28
AD7655
EXT/INT = 1
INVSCLK = 0
RD = 0
A/B = 1
CS
EOC
BUSY
t42
t43 t44
1
2
3
30
31
32
33
34
SCLK
t38
t39
CH A
D15
CH A
D14
CH A
D13
X CH A
D15
X CH A
D14
CH B D1 CH B D0
X
SDOUT
t23
t41
X CH A
D15
X CH A
D14
X CH B
D1
X CH B
D0
Y CH A Y CH A
D15 D14
X CH A
D13
SDIN
t40
Figure 31. Slave Serial Data Timing for Reading (Read After Convert)
INVSCLK = 0
A/B = 1
EXT/INT = 1
RD = 0
CS
t10
CNVST
t12
t13
t11
EOC
BUSY
t3
t42
t43
t44
SCLK
1
2
3
31
32
t38
t39
CH A D15 CH A D14 CH A D13
SDOUT
X
CH B D1
CH B D0
t23
Figure 32. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)
Rev. B | Page 23 of 28
AD7655
MICROPROCESSOR INTERFACING
The AD7655 is ideally suited for traditional dc measurement
applications supporting a microprocessor and for ac signal
processing applications interfacing to a digital signal processor.
The AD7655 is designed to interface with either a parallel
8-bit-wide or 16-bit-wide interface, a general-purpose serial port,
or I/O ports on a microcontroller. A variety of external buffers
can be used with the AD7655 to prevent digital noise from
coupling into the ADC. The following section describes the use of
the AD7655 with an SPI-equipped DSP, the ADSP-219x.
to the end of conversion signal (BUSY going low) using an
interrupt line of the DSP. The SPI on the ADSP-219x is
configured for master mode—(MSTR) = 1, Clock Polarity bit
(CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt
Enable (TIMOD) = 00—by writing to the SPI control register
(SPICLTx). To meet all timing requirements, the SPI clock
should be limited to 17 Mbps, which allows it to read an ADC
result in less than 1 μs. When a higher sampling rate is desired,
use of one of the parallel interface modes is recommended.
DVDD
SPI INTERFACE (ADSP-219X)
ADSP-219x*
AD7655*
Figure 33 shows an interface diagram between the AD7655 and
the SPI1-equipped ADSP-219x. To accommodate the slower
speed of the DSP, the AD7655 acts as a slave device and data
must be read after conversion. This mode also allows the daisy-
chain feature to be used. The convert command can be initiated
in response to an internal timer interrupt. The 32-bit output
data is read with two serial peripheral interface (SPI) 16-bit
wide accesses. The reading process can be initiated in response
SER/PAR
EXT/INT
BUSY
CS
PFx
SPIxSEL (PFx)
MISOx
SDOUT
SCLK
CNVST
RD
SCKx
PFx or TFSx
INVSCLK
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 33. Interfacing the AD7655 to SPI Interface
Rev. B | Page 24 of 28
AD7655
APPLICATION HINTS
LAYOUT
placed on each power supply pin—AVDD, DVDD, and
OVDD—close to, and ideally right up against these pins and
their corresponding ground pins. Additionally, low ESR 10 μF
capacitors should be located near the ADC to further reduce
low frequency ripple.
The AD7655 has very good immunity to noise on the power
supplies. However, care should still be taken with regard to
grounding layout.
The printed circuit board that houses the AD7655 should be
designed so the analog and digital sections are separated and
confined to certain areas of the board. This facilitates the use of
ground planes that can be separated easily. Digital and analog
ground planes should be joined in only one place, preferably
underneath the AD7655, or as close as possible to the AD7655.
If the AD7655 is in a system where multiple devices require
analog-to-digital ground connections, the connection should
still be made at one point only, a star ground point that should
be established as close as possible to the AD7655.
The DVDD supply of the AD7655 can be a separate supply or
can come from the analog supply AVDD or the digital interface
supply OVDD. When the system digital supply is noisy or when
fast switching digital signals are present, if no separate supply is
available, the user should connect DVDD to AVDD through an
RC filter (see Figure 17) and the system supply to OVDD and
the remaining digital circuitry. When DVDD is powered from
the system supply, it is useful to insert a bead to further reduce
high frequency spikes.
The AD7655 has five ground pins: INGND, REFGND, AGND,
DGND, and OGND. INGND is used to sense the analog input
signal. REFGND senses the reference voltage and, because it
carries pulsed currents, should be a low impedance return to
the reference. AGND is the ground to which most internal
ADC analog signals are referenced; it must be connected with
the least resistance to the analog ground plane. DGND must be
tied to the analog or digital ground plane depending on the
configuration. OGND is connected to the digital system
ground.
Avoid unning digital lines under the device because these
couple noise onto the die. The analog ground plane should be
allowed to run under the AD7655 to avoid noise coupling. Fast
switching signals such as
or clocks should be shielded
CNVST
with digital ground to avoid radiating noise to other sections of
the board and should never run near analog signal paths.
Crossover of digital and analog signals should be avoided.
Traces on different but close layers of the board should run at
right angles to each other. This reduces the effect of crosstalk
through the board.
EVALUATING THE AD7655 PERFORMANCE
The power supply lines to the AD7655 should use as large a
trace as possible to provide low impedance paths and reduce the
effect of glitches on the power supply lines. Good decoupling is
also important to lower the supply impedance presented to the
AD7655 and to reduce the magnitude of the supply spikes.
Decoupling ceramic capacitors, typically 100 nF, should be
A recommended layout for the AD7655 is outlined in the
EVAL-AD7655CB evaluation board documentation. The
evaluation board package includes a fully assembled and tested
evaluation board, documentation, and software for controlling
the board from a PC via the EVAL-CONTROL-BRD3.
Rev. B | Page 25 of 28
AD7655
OUTLINE DIMENSIONS
0.75
0.60
0.45
9.00
BSC SQ
1.60
MAX
37
48
1
36
PIN 1
7.00
BSC SQ
TOP VIEW
(PINS DOWN)
1.45
1.40
1.35
0.20
0.09
7°
3.5°
0°
25
12
0.15
0.05
13
24
SEATING
PLANE
0.08 MAX
COPLANARITY
0.27
0.22
0.17
VIEW A
0.50
BSC
LEAD PITCH
VIEW A
ROTATED 90° CCW
COMPLIANT TO JEDEC STANDARDS MS-026-BBC
Figure 34. 48-Lead Low Profile Quad Flat Package [LQFP]
(ST-48)
Dimensions shown in millimeters
0.30
0.23
0.18
7.00
BSC SQ
0.60 MAX
0.60 MAX
PIN 1
INDICATOR
37
36
48
1
PIN 1
INDICATOR
EXPOSED
5.25
5.10 SQ
4.95
TOP
VIEW
6.75
BSC SQ
(BOTTOM VIEW)
0.50
0.40
0.30
25
24
12
13
0.25 MIN
5.50
REF
PADDLE CONNECTED TO GND.
THIS CONNECTION IS NOT
REQUIRED TO MEET THE
0.80 MAX
0.65 TYP
1.00
0.85
0.80
12° MAX
0.05 MAX
0.02 NOM
ELECTRICAL PERFORMANCES
COPLANARITY
0.08
0.50 BSC
0.20 REF
SEATING
PLANE
COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 35. 48-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
7 mm × 7 mm Body, Very Thin Quad
(CP-48-1)
Dimensions shown in millimeters
Rev. B | Page 26 of 28
AD7655
ORDERING GUIDE
Model
AD7655ACP
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Package Description
Package Option
48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
48-Lead Low Profile Quad Flat Package (LQFP)
48-Lead Low Profile Quad Flat Package (LQFP)
48-Lead Low Profile Quad Flat Package (LQFP)
48-Lead Low Profile Quad Flat Package (LQFP)
Evaluation Board
CP-48-1
CP-48-1
CP-48-1
CP-48-1
ST-48
ST-48
ST-48
ST-48
AD7655ACPRL
AD7655ACPZ1
AD7655ACPZRL1
AD7655AST
AD7655ASTRL
AD7655ASTZ1
AD7655ASTZRL1
EVAL-AD7655CB2
EVAL-CONTROL-BRD33
Controller Board
1 Z = Pb-free part.
2 This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL-BRD3 for evaluation/demonstration purposes.
3 This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in CB designators.
Rev. B | Page 27 of 28
AD7655
NOTES
©
2005 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
C03536-0-9/05(B)
Rev. B | Page 28 of 28
相关型号：
AD7655ASTZRL
4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48, SEPOSEDPAD, MS-026BBC, LQFP-48
ROCHESTER
AD7656-1BSTZ
6-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP64, LEAD FREE, MS-026BCD, LQFP-64
ADI
AD7656-1BSTZ-500RL7
6-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP64, LEAD FREE, MS-026BCD, LQFP-64
ADI
AD7656-1BSTZ-REEL
6-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP64, LEAD FREE, MS-026BCD, LQFP-64
ADI
AD7656-1YSTZ-500RL7
6-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP64, LEAD FREE, MS-026BCD, LQFP-64
ADI
AD7656-1YSTZ-REEL
6-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP64, LEAD FREE, MS-026BCD, LQFP-64
ADI
©2020 ICPDF网 联系我们和版权申明