AD7684BRMZ [ADI]
16-Bit, 100 kSPS PulSAR, Differential ADC in MSOP; 16位100 kSPS的脉冲星差分ADC ，采用MSOP
| 型号： | AD7684BRMZ |
| 厂家： | 
ADI |
| 描述： | 16-Bit, 100 kSPS PulSAR, Differential ADC in MSOP |
| 文件： | 总16页 (文件大小：421K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
16-Bit, 100 kSPS PulSAR,
Differential ADC in MSOP
AD7684
FEATURES
APPLICATION DIAGRAM
0.5V TO VDD 2.7V TO 5.5V
16-bit resolution with no missing codes
Throughput: 100 kSPS
V
REF
0
INL: 1 LSB typical, 3 LSB maximum
True differential analog input range: VREF
0 V to VREF with VREF up to VDD on both inputs
Single-supply operation: 2.7 V to 5.5 V
Serial interface SPI®-/QSPI-™/MICROWIRE-™/DSP-compatible
Power dissipation
REF
VDD
+IN
–IN
DCLOCK
3-WIRE SPI
INTERFACE
AD7684
D
OUT
CS
V
GND
REF
0
Figure 1.
4 mW @ 5 V
1.5 mW @ 2.7 V
150 μW @ 2.7 V/10 kSPS
Standby current: 1 nA
8-lead MSOP package
Table 1. MSOP, QFN (LFCSP)/SOT-23
14-/16-/18-Bit PulSAR ADC
400 kSPS
to
100
250
≥ 1000
ADC
Driver
Type
kSPS
kSPS
500 kSPS kSPS
18-Bit True
Differential
16-Bit True
Differential
AD7691 AD7690
AD7982 ADA4941
AD7984 ADA4841
ADA4941
APPLICATIONS
AD7684 AD7687 AD7688
AD7693
Battery-powered equipment
Data acquisition
Instrumentation
Medical instruments
Process control
ADA4841
16-Bit Pseudo AD7680 AD7685 AD7686
Differential AD7683 AD7694
AD7980 ADA4841
14-Bit Pseudo AD7940 AD7942 AD7946
Differential
ADA4841
GENERAL DESCRIPTION
The AD7684 is a 16-bit, charge redistribution, successive
approximation, PulSAR® analog-to-digital converter (ADC)
that operates from a single power supply, VDD, between 2.7 V
to 5.5 V. It contains a low power, high speed, 16-bit sampling
ADC with no missing codes, an internal conversion clock, and a
serial, SPI-compatible interface port. The part also contains a low
noise, wide bandwidth, short aperture delay, track-and-hold circuit.
On the
falling edge, it samples the voltage difference
CS
between +IN and –IN pins. The reference voltage, REF, is
applied externally and can be set up to the supply voltage. Its
power scales linearly with throughput.
The AD7684 is housed in an 8-lead MSOP, with an operating
temperature specified from −40°C to +85°C.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2004–2007 Analog Devices, Inc. All rights reserved.
AD7684
TABLE OF CONTENTS
Features .............................................................................................. 1
Converter Operation.................................................................. 12
Transfer Functions ..................................................................... 12
Typical Connection Diagram ................................................... 13
Analog Inputs ............................................................................. 13
Driver Amplifier Choice ........................................................... 13
Voltage Reference Input ............................................................ 14
Power Supply............................................................................... 14
Digital Interface.......................................................................... 14
Layout .......................................................................................... 14
Evaluating the Performance of the AD7684............................... 14
Outline Dimensions....................................................................... 15
Ordering Guide .......................................................................... 15
Applications....................................................................................... 1
Application Diagram........................................................................ 1
General Description......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Absolute Maximum Ratings............................................................ 6
ESD Caution.................................................................................. 6
Pin Configuration and Function Descriptions............................. 7
Terminology ...................................................................................... 8
Typical Performance Characteristics ............................................. 9
Application Information................................................................ 12
Circuit Information.................................................................... 12
REVISION HISTORY
10/07—Rev. 0 to Rev. A
10/04— Revision 0: Initial Version
Changes to Table 1............................................................................ 1
Changes to Table 2............................................................................ 3
Changes to Layout ............................................................................ 5
Changes to Table 6 and Layout....................................................... 6
Changes to Table 7............................................................................ 7
Changes to Figure 15 Caption....................................................... 10
Changes to Figure 21...................................................................... 12
Changes to Figure 22 and Analog Inputs Section...................... 13
Changes to Table 9, Digital Interface Section, and Evaluating
the Performance of the AD7684 Section..................................... 14
Updated Outline Dimensions....................................................... 15
Changes to Ordering Guide .......................................................... 15
Rev. A | Page 2 of 16
AD7684
SPECIFICATIONS
VDD = 2.7 V to 5.5 V; VREF = VDD; TA = −40°C to +85°C, unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
RESOLUTION
ANALOG INPUT
Voltage Range1
Absolute Input Voltage
Common-Mode Input Range
Analog Input CMRR
Leakage Current at 25°C
Input Impedance
THROUGHPUT SPEED
Complete Cycle
Throughput Rate
DCLOCK Frequency
REFERENCE
16
Bits
+IN − (−IN)
+IN, −IN
+IN, −IN
fIN = 100 kHz
Acquisition phase
−VREF
−0.1
0
+VREF
VDD + 0.1
VREF/2 + 0.1
V
V
V
dB
nA
VREF/2
65
1
See the Analog Inputs section
10
100
2.9
μs
kSPS
MHz
0
0
Voltage Range
Load Current
DIGITAL INPUTS
Logic Levels
0.5
VDD + 0.3
50
V
μA
100 kSPS, V+IN = V−IN = VREF/2 = 2.5 V
VIL
−0.3
0.3 × VDD
V
VIH
0.7 × VDD
VDD + 0.3
V
IIL
IIH
−1
−1
+1
+1
μA
μA
pF
Input Capacitance
DIGITAL OUTPUTS
Data Format
5
Serial 16 bits twos complement
VDD − 0.3
VOH
VOL
ISOURCE = −500 μA
ISINK = +500 μA
V
V
0.4
POWER SUPPLIES
VDD
VDD Range2
Specified performance
2.7
2.0
5.5
5.5
V
V
Operating Current
100 kSPS throughput
VDD = 5 V
800
560
1
4
1.5
150
μA
μA
nA
mW
mW
μW
VDD = 2.7 V
VDD = 5 V, 25°C
VDD = 5 V
VDD = 2.7 V
VDD = 2.7 V, 10 kSPS throughput3
Standby Current3, 4
Power Dissipation
50
6
TEMPERATURE RANGE
Specified Performance
TMIN to TMAX
−40
+85
°C
1 The inputs must be driven differentially 180° from each other. See Pin Configuration and Function Descriptions and Analog Inputs sections.
2 See the Typical Performance Characteristics section for more information.
3 With all digital inputs forced to VDD or GND, as required.
4 During acquisition phase.
Rev. A | Page 3 of 16
AD7684
VDD = 5 V; VREF = VDD; TA = −40°C to +85°C, unless otherwise noted.
Table 3.
Parameter
Conditions
Min
Typ
Max
Unit
ACCURACY
No Missing Codes
Integral Linearity Error
Transition Noise
Gain Error, 1 TMIN to TMAX
Gain Error Temperature Drift
Zero Error,1 TMIN to TMAX
Zero Temperature Drift
Power Supply Sensitivity
AC ACCURACY
Signal-to-Noise Ratio
Spurious-Free Dynamic Range fIN = 1 kHz
Total Harmonic Distortion
Signal-to-(Noise + Distortion)
Effective Number of Bits
16
−3
Bits
LSB
LSB
LSB
ppm/°C
mV
ppm/°C
LSB
1
0.5
2
0.3
0.4
0.3
+3
15
1.6
VDD = 5 V 5ꢀ
fIN = 1 kHz
0.05
88
88
91
dB2
dB
dB
dB
Bits
−108
−106
91
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
14.8
1 See the Terminology section. These specifications include full temperature range variation but do not include the error contribution from the external reference.
2 All specifications in dB are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
VDD = 2.7 V; VREF = 2.5 V; TA = −40°C to +85°C, unless otherwise noted.
Table 4.
Parameter
Conditions
Min
Typ
Max
Unit
ACCURACY
No Missing Codes
Integral Linearity Error
Transition Noise
Gain Error,1 TMIN to TMAX
Gain Error Temperature Drift
Zero Error,1 TMIN to TMAX
Zero Temperature Drift
Power Supply Sensitivity
AC ACCURACY
Signal-to-Noise Ratio
Spurious-Free Dynamic Range fIN = 1 kHz
Total Harmonic Distortion
Signal-to-(Noise + Distortion)
Effective Number of Bits
16
−3
Bits
LSB
LSB
LSB
ppm/°C
mV
ppm/°C
LSB
1
0.85
2
0.3
0.7
0.3
+3
15
3.5
VDD = 2.7 V 5ꢀ
fIN = 1 kHz
0.05
86
dB2
dB
dB
dB
Bits
−100
−98
86
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
14
1 See the Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference.
2 All specifications in dB are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
Rev. A | Page 4 of 16
AD7684
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V, TA = −40°C to +85°C, unless otherwise noted.
Table 5.
Parameter
Symbol
tCYC
tCSD
tSUCS
tHDO
tDIS
Min
Typ
Max
100
0
Unit
kHz
μs
Throughput Rate
CS Falling to DCLOCK Low
CS Falling to DCLOCK Rising
DCLOCK Falling to Data Remains Valid
CS Rising Edge to DOUT High Impedance
DCLOCK Falling to Data Valid
Acquisition Time
20
5
ns
16
14
16
ns
ns
100
50
tEN
tACQ
tF
ns
ns
ns
ns
400
DOUT Fall Time
DOUT Rise Time
11
11
25
25
tR
Timing Diagrams
tCYC
COMPLETE CYCLE
CS
tSUCS
tACQ
POWER DOWN
1
4
5
DCLOCK
tCSD
tEN
tHDO
tDIS
Hi-Z
Hi-Z
0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(MSB) (LSB)
D
0
OUT
NOTE:
A MINIMUM OF 22 CLOCK CYCLES ARE REQUIRED FOR 16-BIT CONVERSION. SHOWN ARE 24 CLOCK CYCLES.
D
GOES LOW ON THE DCLOCK FALLING EDGE FOLLOWING THE LSB READING.
OUT
Figure 2. Serial Interface Timing
500μA
I
OL
TO D
OUT
1.4V
C
L
100pF
500μA
I
OH
Figure 3. Load Circuit for Digital Interface Timing
2V
0.8V
tDELAY
tDELAY
2V
2V
0.8V
0.8V
Figure 4. Voltage Reference Levels for Timing
90%
10%
D
OUT
tR
tF
Figure 5. DOUT Rise and Fall Timing
Rev. A | Page 5 of 16
AD7684
ABSOLUTE MAXIMUM RATINGS
Table 6.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Parameter
Analog Inputs
+IN1, −IN1
Rating
GND − 0.3 V to VDD + 0.3 V
or 130 mA
GND − 0.3 V to VDD + 0.3 V
REF
Supply Voltages
VDD to GND
−0.3 V to +6 V
−0.3 V to VDD + 0.3 V
−0.3 V to VDD + 0.3 V
−65°C to +150°C
150°C
200°C/W
44°C/W
JEDEC J-STD-20
Digital Inputs to GND
Digital Outputs to GND
Storage Temperature Range
Junction Temperature
θJA Thermal Impedance
θJC Thermal Impedance
Lead Temperature
ESD CAUTION
1 See the Analog Inputs section.
Rev. A | Page 6 of 16
AD7684
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
REF
+IN
1
2
3
4
8
7
6
5
VDD
DCLOCK
AD7684
TOP VIEW
–IN
D
OUT
(Not to Scale)
GND
CS
Figure 6. 8-Lead MSOP Pin Configuration
Table 7. Pin Function Descriptions
Pin No. Mnemonic Type1 Description
1
2
3
REF
+IN
–IN
AI
AI
AI
Reference Input Voltage. The REF range is from 0.5 V to VDD. This pin is referred to the GND pin and
should be decoupled closely to the GND pin with a ceramic capacitor of a few μF.
Differential Positive Analog Input. Referenced to −IN. The input range for +IN is between 0 V and VREF
centered about VREF/2 and must be driven 180° out of phase with −IN.
Differential Negative Analog Input. Referenced to +IN. The input range for −IN is between VREF and 0 V,
centered about VREF/2 and must be driven 180° out of phase with +IN.
,
4
5
GND
CS
P
DI
Power Supply Ground.
Chip Select Input. On its falling edge, it initiates the conversions. The part returns to shutdown mode as
soon as the conversion is complete. It also enables DOUT. When high, DOUT is high impedance.
6
7
8
DOUT
DCLOCK
VDD
DO
DI
P
Serial Data Output. The conversion result is output on this pin. It is synchronized to DCLOCK.
Serial Data Clock Input.
Power Supply.
1 AI = analog input, DI = digital input, DO = digital output, and P = power.
Rev. A | Page 7 of 16
AD7684
TERMINOLOGY
Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD by the following formula
Integral Nonlinearity Error (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive full
scale. The point used as negative full scale occurs ½ LSB before
the first code transition. Positive full scale is defined as a level
1½ LSB beyond the last code transition. The deviation is
measured from the middle of each code to the true straight line
(see Figure 21).
ENOB = (SINADdB − 1.76)/6.02
and is expressed in bits.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in dB.
Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. DNL is the
maximum deviation from this ideal value. It is often specified in
terms of resolution for which no missing codes are guaranteed.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in dB.
Zero Error
Zero error is the difference between the ideal midscale voltage,
that is, 0 V, and the actual voltage producing the midscale
output code, that is, 0 LSB.
Signal-to-(Noise + Distortion) Ratio (SINAD)
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
SINAD is expressed in dB.
Gain Error
The first transition (from 100 . . . 00 to 100 . . . 01) should
occur at a level ½ LSB above the nominal negative full scale
(−4.999924 V for the 5 V range). The last transition (from
011…10 to 011…11) should occur for an analog voltage
1½ LSB below the nominal full scale (4.999771 V for the 5 V
range). The gain error is the deviation of the difference between
the actual level of the last transition and the actual level of the
first transition from the difference between the ideal levels.
Aperture Delay
Aperture delay is a measure of the acquisition performance and
is the time between the falling edge of the
the input signal is held for a conversion.
input and when
CS
Transient Response
Transient response is the time required for the ADC to accurately
acquire its input after a full-scale step function is applied.
Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels (dB), between the rms
amplitude of the input signal and the peak spurious signal.
Rev. A | Page 8 of 16
AD7684
TYPICAL PERFORMANCE CHARACTERISTICS
3
3
2
1
0
POSITIVE INL = +0.83LSB
NEGATIVE INL = –1.07LSB
POSITIVE DNL = +0.9LSB
NEGATIVE DNL = –0.45LSB
2
1
0
–1
–2
–3
–1
–2
–3
0
16384
32768
CODE
49152
65536
0
16384
32768
CODE
49152
65536
Figure 7. Integral Nonlinearity vs. Code
Figure 10. Differential Nonlinearity vs. Code
120000
100000
80000
60000
40000
20000
0
150000
100000
50000
0
VDD = REF = 2.5V
VDD = REF = 5V
123872
94794
17388
18557
3050
4150
151
0
0
0
0
182
0
0
FFFD FFFE FFFF 0000 0001 0002 0003 0004 0005
CODE IN HEX
FFFB
FFFC
FFFD
FFFE
FFFF
CODE IN HEX
Figure 8. Histogram of a DC Input at the Code Center
Figure 11. Histogram of a DC Input at the Code Center
0
0
16384 POINT FFT
VDD = REF = 2.5V
16384 POINT FFT
VDD = REF = 5V
–
–
–
–
20
40
60
80
–20
–40
–60
–80
f
f
= 100kSPS
= 20.43kHz
f
f
= 100kSPS
= 20.43kHz
S
S
IN
IN
–
–
–
–
–
100
120
140
160
180
–
–
–
–
–
100
120
140
160
180
0
10
20
30
40
50
0
10
20
30
40
50
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 9. FFT Plot
Figure 12. FFT Plot
Rev. A | Page 9 of 16
AD7684
17
16
100
1200
1000
800
600
400
200
0
f
= 100kSPS
S
SNR
95
90
85
S/[N+D]
15
14
13
ENOB
80
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
2.0
–55
–55
2.5
3.0
3.5
4.0
4.5
5.0
5.5
125
125
REFERENCE VOLTAGE (V)
SUPPLY (V)
Figure 13. SNR, SINAD, and ENOB vs. Reference Voltage
Figure 16. Operating Current vs. Supply
100
95
1000
800
600
400
200
0
VREF = 5V, –10dB
VDD = 5V
VREF = 5V, –1dB
90
VREF = 2.5V, –1dB
VDD = 2.7V
85
80
75
70
0
50
100
150
200
–35
–15
5
25
45
65
85
105
FREQUENCY (kHz)
TEMPERATURE (°C)
Figure 14. SINAD vs. Frequency
Figure 17. Operating Current vs. Temperature
–80
–85
1000
750
500
250
0
VREF = 2.5V, –1dB
–90
–95
–100
–105
–110
–115
VREF = 5V, –1dB
0
40
80
120
160
200
–35
–15
5
25
45
65
85
105
FREQUENCY (kHz)
TEMPERATURE (°C)
Figure 15. THD vs. Frequency
Figure 18. Power-Down Current vs. Temperature
Rev. A | Page 10 of 16
AD7684
6
5
4
3
2
ZERO ERROR
1
0
–1
–2
–3
–4
–5
–6
GAIN ERROR
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
Figure 19. Zero Error and Gain Error vs. Temperature
Rev. A | Page 11 of 16
AD7684
APPLICATION INFORMATION
+IN
SWITCHES CONTROL
CONTROL
MSB
LSB
LSB
SW+
SW–
32,768C 16,384C
4C
4C
2C
2C
C
C
C
C
BUSY
REF
COMP
LOGIC
GND
OUTPUT CODE
32,768C 16,384C
MSB
CNV
–IN
Figure 20. ADC Simplified Schematic
into a balanced condition. After the completion of this process,
the part returns to the acquisition phase and the control logic
generates the ADC output code.
CIRCUIT INFORMATION
The AD7684 is a low power, single-supply, 16-bit ADC using a
successive approximation architecture. It is capable of converting
100,000 samples per second (100 kSPS) and powers down
between conversions. When operating at 10 kSPS, for example,
it consumes typically 150 μW with a 2.7 V supply, ideal for
battery-powered applications.
TRANSFER FUNCTIONS
The ideal transfer function for the AD7684 is shown in
Figure 21 and Table 8.
The AD7684 provides the user with an on-chip, track-and-hold
and does not exhibit any pipeline delay or latency, making it
ideal for multiple, multiplexed channel applications.
011...111
011...110
011...101
The AD7684 is specified from 2.7 V to 5.5 V. It is housed in an
8-lead MSOP.
CONVERTER OPERATION
The AD7684 is a successive approximation ADC based on a
charge redistribution DAC. Figure 20 shows the simplified
schematic of the ADC. The capacitive DAC consists of two
identical arrays of 16 binary-weighted capacitors, which are
connected to the two comparator inputs.
100...010
100...001
100...000
–FSR
–FSR + 1 LSB
+FSR – 1 LSB
+FSR – 1.5 LSB
–FSR + 0.5 LSB
During the acquisition phase, terminals of the array tied to the
input of the comparator are connected to GND via SW+ and
SW−. All independent switches are connected to the analog
inputs. Therefore, the capacitor arrays are used as sampling
capacitors and acquire the analog signal on the +IN and −IN
ANALOG INPUT
Figure 21. ADC Ideal Transfer Function
Table 8. Output Codes and Ideal Input Voltages
Analog Input
inputs. When the acquisition phase is complete and the
CS
Description
VREF = 5 V
Digital Output Code Hex
7FFF1
0001
0000
FFFF
8001
80002
input goes low, a conversion phase is initiated. When the
conversion phase begins, SW+ and SW− are opened first. The
two capacitor arrays are then disconnected from the inputs and
connected to the GND input. Therefore, the differential voltage
between the inputs, +IN and −IN, captured at the end of the
acquisition phase is applied to the comparator inputs, causing
the comparator to become unbalanced. By switching each
element of the capacitor array between GND and REF, the
comparator input varies by binary-weighted voltage steps
(VREF/2, VREF/4...VREF/65,536). The control logic toggles these
switches, starting with the MSB, to bring the comparator back
FSR − 1 LSB
+4.999847 V
Midscale + 1 LSB +152.6 μV
Midscale 0 V
Midscale – 1 LSB −152.6 μV
−FSR + 1 LSB
−FSR
−4.999847 V
−5 V
1 This is also the code for an overranged analog input (V+IN − V−IN above
VREF − VGND).
2 This is also the code for an underranged analog input (V+IN − V−IN below
−VREF + VGND).
Rev. A | Page 12 of 16
AD7684
(NOTE 1)
REF
2.7V TO 5.25V
100nF
2.2μF TO 10μF
(NOTE 2)
33Ω
REF
VDD
0 TO V
REF
+IN
–IN
2.7nF
(NOTE 3)
DCLOCK
AD7684
D
3-WIRE INTERFACE
OUT
(NOTE 4)
CS
33Ω
GND
V
TO 0
REF
2.7nF
(NOTE 3)
(NOTE 4)
NOTE 1: SEE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
NOTE 2: C IS USUALLY A 10μF CERAMIC CAPACITOR (X5R).
REF
NOTE 3: SEE DRIVER AMPLIFIER CHOICE SECTION.
NOTE 4: OPTIONAL FILTER. SEE ANALOG INPUT SECTION.
NOTE 5: SEE DIGITAL INTERFACE FOR MOST CONVENIENT INTERFACE MODE.
Figure 22. Typical Application Diagram
the pin capacitance. RIN is typically 600 Ω and is a lumped
component made up of some serial resistors and the on-
resistance of the switches. CIN is typically 30 pF and is mainly
the ADC sampling capacitor. During the conversion phase,
when the switches are opened, the input impedance is limited
to CPIN. RIN and CIN make a 1-pole, low-pass filter that reduces
undesirable aliasing effects and limits the noise.
TYPICAL CONNECTION DIAGRAM
Figure 22 shows an example of the recommended application
diagram for the AD7684.
ANALOG INPUTS
The analog inputs (+IN, −IN) need to be driven differentially
180° from each other, as shown in Figure 22. Holding either
input at GND or a fixed dc gives erroneous conversion results
because the AD7684 is intended for differential operation only.
For applications requiring –IN to be at GND ( 100 mV), the
AD7683 should be used.
When the source impedance of the driving circuit is low, the
AD7684 can be driven directly. Large source impedances
significantly affect the ac performance, especially THD. The dc
performances are less sensitive to the input impedance.
Figure 23 shows an equivalent circuit of the input structure of
the AD7684. The two diodes, D1 and D2, provide ESD protection
for the analog inputs, +IN and −IN. Care must be taken to
ensure that the analog input signal never exceeds the supply
rails by more than 0.3 V because this causes these diodes to
become forward-biased and start conducting current. However,
these diodes can handle a forward-biased current of 130 mA
maximum. For instance, these conditions could eventually
occur when the supplies of the input buffer (U1) are different
from VDD. In such a case, an input buffer with a short-circuit
current limitation can be used to protect the part.
DRIVER AMPLIFIER CHOICE
Although the AD7684 is easy to drive, the driver amplifier
needs to meet the following requirements:
•
The noise generated by the driver amplifier needs to be
kept as low as possible to preserve the SNR and transition
noise performance of the AD7684. Note that the AD7684
has a noise level much lower than most other 16-bit ADCs
and, therefore, can be driven by a noisier op amp while
preserving the same or better system performance. The
noise coming from the driver is filtered by the AD7684
analog input circuit 1-pole, low-pass filter made by RIN and
VDD
C
IN or by the external filter, if one is used.
D1
D2
C
IN
R
IN
+IN
OR –IN
•
•
For ac applications, the driver needs to have a THD
performance commensurate with the AD7684. Figure 15
shows the THD vs. frequency that the driver should exceed.
C
PIN
GND
For multichannel multiplexed applications, the driver
amplifier and the AD7684 analog input circuit must be
able to settle for a full-scale step of the capacitor array at a
16-bit level (0.0015%). In the data sheet of the amplifier,
settling at 0.1% to 0.01% is more commonly specified. This
could differ significantly from the settling time at a 16-bit
level and should be verified prior to driver selection.
Figure 23. Equivalent Analog Input Circuit
This analog input structure allows the sampling of the differential
signal between +IN and −IN. By using this differential input, small
signals common to both inputs are rejected. During the acquisition
phase, the impedance of the analog inputs can be modeled as a
parallel combination of the Capacitor CPIN and the network
formed by the series connection of RIN and CIN. CPIN is primarily
Rev. A | Page 13 of 16
AD7684
Table 9. Recommended Driver Amplifiers
A falling edge on
initiates a conversion and the data transfer.
CS
Amplifier
ADA4841-x
ADA4941-1
AD8021
AD8022
OP184
AD8605, AD8615
AD8519
AD8031
Typical Application
After the fifth DCLOCK falling edge, DOUT is enabled and forced
low. The data bits are then clocked MSB first by subsequent
DCLOCK falling edges. The data is valid on both DCLOCK
edges. Although the rising edge can be used to capture the data,
a digital host also using the DCLOCK falling edge allows a
faster reading rate, provided it has an acceptable hold time.
Very low noise
Very low noise, single to differential
Very low noise and high frequency
Low noise and high frequency
Low power, low noise, and low frequency
5 V single-supply, low power
Small, low power, and low frequency
High frequency and low power
CONVERT
DIGITAL HOST
DATA IN
CS
AD7684
DCLOCK
D
OUT
VOLTAGE REFERENCE INPUT
CLK
The AD7684 voltage reference input, REF, has a dynamic input
impedance. It should therefore be driven by a low impedance
source with efficient decoupling between the REF and GND
pins, as explained in more detail in the Layout section.
Figure 25. Connection Diagram
LAYOUT
The printed circuit board housing the AD7684 should be
designed so that the analog and digital sections are separated
and confined to certain areas of the board. The pinout of the
AD7684 with all its analog signals on the left side and all its
digital signals on the right side eases this task.
When REF is driven by a very low impedance source (for
example, an unbuffered reference voltage such as the low
temperature drift ADR43x reference or a reference buffer using
the AD8031 or the AD8605), a 10 μF (X5R, 0805 size) ceramic
chip capacitor is appropriate for optimum performance.
Avoid running digital lines under the device because these couple
noise onto the die, unless a ground plane under the AD7684 is
used as a shield. Fast switching signals, such as
should never run near analog signal paths. Crossover of digital
and analog signals should be avoided.
If desired, smaller reference decoupling capacitor values down
to 2.2 μF can be used with minimal impact on performance,
especially DNL.
or clocks,
CS
POWER SUPPLY
The AD7684 powers down automatically at the end of each
conversion phase and therefore the power scales linearly with
the sampling rate, as shown in Figure 24. This makes the part
ideal for low sampling rates (even of a few Hz) and low battery
powered applications.
At least one ground plane should be used. It could be common
or split between the digital and analog sections. In such a case,
it should be joined underneath the AD7684.
The AD7684 voltage reference input REF has a dynamic input
impedance and should be decoupled with minimal parasitic
inductances. This is done by placing the reference decoupling
ceramic capacitor close to, and ideally right up against, the REF
and GND pins and by connecting these pins with wide, low
impedance traces.
1000
100
VDD = 5V
Finally, the power supply, VDD, of the AD7684 should be
decoupled with a ceramic capacitor, typically 100 nF, and placed
close to the AD7684. It should be connected using short and
large traces to provide low impedance paths and reduce the
effect of glitches on the power supply lines.
10
1
VDD = 2.7V
0.1
0.01
EVALUATING THE PERFORMANCE OF THE AD7684
Other recommended layouts for the AD7684 are outlined in the
evaluation board for the AD7684 (EVAL-AD7684CBZ). The
evaluation board package includes a fully assembled and tested
evaluation board, documentation, and software for controlling
the board from a PC via the EVAL-CONTROL BRD3Z.
10
100
1k
SAMPLING RATE (SPS)
10k
100k
Figure 24. Operating Current vs. Sampling Rate
DIGITAL INTERFACE
The AD7684 is compatible with SPI, QSPI, digital hosts, and
DSPs (for example, Blackfin® ADSP-BF53x or ADSP-219x). The
connection diagram is shown in Figure 25, and the corresponding
timing is given in Figure 2.
Rev. A | Page 14 of 16
AD7684
OUTLINE DIMENSIONS
3.20
3.00
2.80
8
1
5
4
5.15
4.90
4.65
3.20
3.00
2.80
PIN 1
0.65 BSC
0.95
0.85
0.75
1.10 MAX
0.80
0.60
0.40
8°
0°
0.15
0.00
0.38
0.22
0.23
0.08
SEATING
PLANE
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 26. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters
ORDERING GUIDE
Integral
Nonlinearity
Ordering
Temperature Range Package Description Package Option Quantity Branding
Model
AD7684BRM
3 LSB maximum –40°C to +85°C
3 LSB maximum –40°C to +85°C
3 LSB maximum –40°C to +85°C
3 LSB maximum –40°C to +85°C
8-Lead MSOP
8-Lead MSOP
8-Lead MSOP
8-Lead MSOP
Evaluation Board
Controller Board
RM-8
RM-8
RM-8
RM-8
50
1,000
50
C1D
C1D
C39
C39
AD7684BRMRL7
AD7684BRMZ1
AD7684BRMZRL71
EVAL-AD7684CBZ1, 2
EVAL-CONTROL BRD3Z1, 3
1,000
1 Z = RoHS Compliant Part.
2 This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes.
3 This board allows a PC to control and communicate with all the Analog Devices, Inc. evaluation boards ending in the CB designators.
Rev. A | Page 15 of 16
AD7684
NOTES
©2004–2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D04302-0-10/07(A)
Rev. A | Page 16 of 16
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明