AD8132_16 [ADI]
Low Cost, High Speed Differential Amplifier;
| 型号： | AD8132_16 |
| 厂家： | 
ADI |
| 描述： | Low Cost, High Speed Differential Amplifier |
| 文件： | 总33页 (文件大小：524K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Low Cost, High Speed
Differential Amplifier
AD8132
FEATURES
CONNECTION DIAGRAM
High speed
350 MHz, −3 dB bandwidth
1200 V/μs slew rate
Resistor set gain
AD8132
–IN
1
2
3
4
8
7
6
5
+IN
NC
V
OCM
V+
V–
+OUT
–OUT
Internal common-mode feedback
Improved gain and phase balance: −68 dB @ 10 MHz
Separate input to set the common-mode output voltage
Low distortion: −99 dBc SFDR @ 5 MHz, 800 Ω load
Low power: 10.7 mA @ 5 V
NC = NO CONNECT
Figure 1.
The AD8132 is also used as a differential driver for the trans-
mission of high speed signals over low cost twisted pair or coaxial
cables. The feedback network can be adjusted to boost the high
frequency components of the signal. The AD8132 is used for either
analog or digital video signals or for other high speed data trans-
mission. The AD8132 is capable of driving either a Category 3
or Category 5 twisted pair or coaxial cable with minimal line
attenuation. The AD8132 has considerable cost and performance
improvements over discrete line driver solutions.
Power supply range: +2.7 V to 5.5 V
Fully AEC-Q100 qualified (AD8132W)
APPLICATIONS
Low power differential ADC drivers
Differential gain and differential filtering
Video line drivers
Differential in/out level shifting
Single-ended input to differential output drivers
Active transformers
Automotive driver assistance
Automotive infotainment
Differential signal processing reduces the effects of ground noise
that plagues ground-referenced systems. The AD8132 can be used
for differential signal processing (gain and filtering) throughout a
signal chain, easily simplifying the conversion between differential
and single-ended components.
The AD8132W is the automotive grade version, qualified for
125°C operation per the AEC-Q100. See the Automotive
Products section for more details.
GENERAL DESCRIPTION
The AD8132 is a low cost differential or single-ended input to
differential output amplifier with resistor set gain. The AD8132
is a major advancement over op amps for driving differential input
ADCs or for driving signals over long lines. The AD8132 has a
unique internal feedback feature that provides output gain and
phase matching balanced to −68 dB at 10 MHz, suppressing
harmonics and reducing radiated EMI.
The AD8132 is available in both 8-lead SOIC and 8-lead MSOP
packages for operation over the extended industrial temperature
range of −40°C to +125°C.
6
V
= ±5V
S
G = +1
3
0
V
R
= 2V p-p
= 499Ω
O, dm
Manufactured using the next-generation of Analog Devices, Inc.,
XFCB bipolar process, the AD8132 has a −3 dB bandwidth of
350 MHz and delivers a differential signal with −99 dBc SFDR
at 5 MHz, despite its low cost. The AD8132 eliminates the need for
a transformer with high performance ADCs, preserving the low
frequency and dc information. The common-mode level of the
differential output is adjustable by applying a voltage on the
L, dm
–3
–6
–9
–12
V
OCM pin, easily level shifting the input signals for driving single-
supply ADCs. Fast overload recovery preserves sampling accuracy.
1
10
100
1k
FREQUENCY (MHz)
Figure 2. Large Signal Frequency Response
Rev. I
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2000–2009 Analog Devices, Inc. All rights reserved.
AD8132* Product Page Quick Links
Last Content Update: 11/01/2016
Comparable Parts
Tools and Simulations
View a parametric search of comparable parts
• ADI DiffAmpCalc™
• AD8132 SPICE Macro-Model
Evaluation Kits
Reference Materials
Product Selection Guide
• Amplifiers for Video Distribution
• High Speed Amplifiers Selection Table
Tutorials
• Universal Evaluation Board for Single Differential
Amplifiers
Documentation
Application Notes
• AN-0990: Terminating a Differential Amplifier in Single-
Ended Input Applications
• MT-075: Differential Drivers for High Speed ADCs
Overview
• AN-0992: Active Filter Evaluation Board for Differential
Amplifiers
• MT-076: Differential Driver Analysis
• MT-218: Multiple Feedback Band-Pass Design Example
• AN-1026: High Speed Differential ADC Driver Design
Considerations
Design Resources
• AD8132 Material Declaration
• PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints
• AN-1363: Meeting Biasing Requirements of Externally
Biased RF/Microwave Amplifiers with Active Bias
Controllers
• AN-282: Fundamentals of Sampled Data Systems
• AN-584: Using the AD813X Differential Amplifier
• AN-589: Ways to Optimize the Performance of a
Difference Amplifier
Discussions
View all AD8132 EngineerZone Discussions
• AN-649: Using the Analog Devices Active Filter Design
Tool
Data Sheet
Sample and Buy
Visit the product page to see pricing options
• AD8132: Low-Cost, High Speed Differential Amplifier
Data Sheet
User Guides
Technical Support
Submit a technical question or find your regional support
number
• UG-474: Evaluation Board for Differential Amplifiers
Offered in 8-Lead SOIC Packages
• UG-888: Evaluation Board for Differential Amplifiers
Offered in 8-Lead MSOP Packages
* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to
the content on this page does not constitute a change to the revision number of the product data sheet. This content may be
frequently modified.
AD8132
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description......................................................................... 1
Connection Diagram ....................................................................... 1
Revision History........................................................................... 3
Specifications..................................................................................... 4
DIN to OUT Specifications...................................................... 4
VOCM to OUT Specifications ..................................................... 5
DIN to OUT Specifications...................................................... 6
VOCM to OUT Specifications ..................................................... 7
DIN to OUT Specifications...................................................... 8
VOCM to OUT Specifications ..................................................... 8
Absolute Maximum Ratings............................................................ 9
Thermal Resistance ...................................................................... 9
Maximum Power Dissipation ..................................................... 9
ESD Caution.................................................................................. 9
Pin Configuration and Function Descriptions........................... 10
Typical Performance Characteristics ........................................... 11
Test Circuits..................................................................................... 20
Operational Description................................................................ 21
Definition of Terms.................................................................... 21
Basic Circuit Operation............................................................. 21
Theory of Operation ...................................................................... 22
General Usage of the AD8132 .................................................. 22
Differential Amplifier Without Resistors (High Input
Impedance Inverting Amplifier).............................................. 22
Other β2 = 1 Circuits................................................................. 23
Varying β2 ................................................................................... 23
β1 = 0............................................................................................ 23
Estimating the Output Noise Voltage...................................... 23
Calculating Input Impedance of the Application Circuit ..... 24
Input Common-Mode Voltage Range in Single-Supply
Applications ................................................................................ 24
Setting the Output Common-Mode Voltage.......................... 24
Driving a Capacitive Load......................................................... 24
Open-Loop Gain and Phase ..................................................... 24
Layout, Grounding, and Bypassing.............................................. 25
Circuits......................................................................................... 25
Applications Information.............................................................. 26
Analog-to-Digital Driver .......................................................... 26
Balanced Cable Driver............................................................... 26
Transmit Equalizer..................................................................... 27
Low-Pass Differential Filter ...................................................... 27
High Common-Mode Output Impedance Amplifier ........... 28
Full-Wave Rectifier .................................................................... 29
Automotive Products................................................................. 29
Outline Dimensions....................................................................... 30
Ordering Guide .......................................................................... 30
Rev. I | Page 2 of 32
AD8132
REVISION HISTORY
9/09—Rev. H to Rev. I
11/05—Rev. D to Rev. E
Changes to Figure 64 Caption ......................................................21
Changes to Table 7, Thermal Resistance Section, Maximum
Power Dissipation Section, and Figure 3 ......................................8
5/09—Rev. G to Rev. H
Changes to Ordering Guide..........................................................29
12/04—Rev. C to Rev. D
Changes to Features Section, Applications Section, and General
Description Section..........................................................................1
Changes to Table 1 ...........................................................................4
Changes to Table 2 ...........................................................................5
Changes to Table 3 ...........................................................................6
Changes to Table 4 ...........................................................................7
Added Automotive Products Section ..........................................29
Changes to Ordering Guide..........................................................30
1/09—Rev. F to Rev. G
Changes to General Description....................................................1
Changes to Specifications ...............................................................2
Changes to Absolute Maximum Ratings.......................................8
Updated Outline Dimensions.......................................................29
Changes to Ordering Guide..........................................................29
2/03—Rev. B to Rev. C
Changes to Specifications ...............................................................2
Addition to Estimating the Output Noise Voltage Section ......15
Updated Outline Dimensions.......................................................21
1/02—Rev. A to Rev. B
Changes to Figure 77 .....................................................................26
Updated Outline Dimensions.......................................................29
11/06—Rev. E to Rev. F
Updated Format................................................................. Universal
Changes to Table 1 ...........................................................................3
Changes to Table 4 ...........................................................................6
Changes to Table 5 ...........................................................................7
Changes to Ordering Guide..........................................................29
Edits to Transmitter Equalizer Section .......................................18
Rev. I | Page 3 of 32
AD8132
SPECIFICATIONS
DIN TO OUT SPECIFICATIONS
At TA = 25°C, VS = 5 V, VOCM = 0 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 1.
Parameter
Conditions
Min
Typ
Max Unit
DYNAMIC PERFORMANCE
−3 dB Large Signal Bandwidth
VOUT = 2 V p-p
300
280
350
MHz
MHz
MHz
MHz
MHz
MHz
MHz
V/μs
V/μs
ns
AD8132W only, TMIN to TMAX
VOUT = 2 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
VOUT = 2 V p-p
AD8132W only, TMIN to TMAX
0.1%, VOUT = 2 V p-p
VIN = 5 V to 0 V step, G = +2
190
360
160
90
−3 dB Small Signal Bandwidth
Bandwidth for 0.1 dB Flatness
Slew Rate
50
1000 1200
950
15
5
Settling Time
Overdrive Recovery Time
NOISE/HARMONIC PERFORMANCE
Second Harmonic
ns
VOUT = 2 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 20 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 20 MHz, RL, dm = 800 Ω
20 MHz, RL, dm = 800 Ω
−96
−83
−73
−102
−98
−67
−76
40
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBm
Third Harmonic
IMD
IP3
20 MHz, RL, dm = 800 Ω
Input Voltage Noise (RTI)
Input Current Noise
Differential Gain Error
Differential Phase Error
INPUT CHARACTERISTICS
Offset Voltage (RTI)
f = 0.1 MHz to 100 MHz
f = 0.1 MHz to 100 MHz
NTSC, G = +2, RL, dm = 150 Ω
NTSC, G = +2, RL, dm = 150 Ω
8
1.8
0.01
0.10
nV/√Hz
pA/√Hz
%
Degrees
VOS, dm = VOUT, dm/2; VDIN+ = VDIN− = VOCM = 0 V
AD8132W only, TMIN to TMAX
TMIN to TMAX variation
TA = 25°C
AD8132W only, TMIN to TMAX
Differential
1.0
3.5 mV
6
mV
μV/°C
μA
10
3
Input Bias Current
Input Resistance
7
8
μA
12
3.5
1
MΩ
MΩ
pF
V
dB
Common mode
Input Capacitance
Input Common-Mode Voltage
CMRR
−4.7 to +3.0
−70
ΔVOUT, dm/ΔVIN, cm; ΔVIN, cm = 1 V; resistors matched to 0.01%
AD8132W only, TMIN to TMAX
−60
−60
dB
OUTPUT CHARACTERISTICS
Output Voltage Swing
Output Current
Maximum ΔVOUT; single-ended output
ΔVOUT, cm/ΔVOUT, dm; ΔVOUT, dm = 1 V
−3.6 to +3.6
+70
−70
V
mA
dB
Output Balance Error
Rev. I | Page 4 of 32
AD8132
VOCM TO OUT SPECIFICATIONS
At TA = 25°C, VS = 5 V, VOCM = 0 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth
Slew Rate
Input Voltage Noise (RTI)
DC PERFORMANCE
Input Voltage Range
Input Resistance
ΔVOCM = 600 mV p-p
ΔVOCM = −1 V to +1 V
f = 0.1 MHz to 100 MHz
210
400
12
MHz
V/μs
nV/√Hz
3.6
50
1.5
V
kΩ
mV
mV
μA
dB
V/V
V/V
Input Offset Voltage
VOS, cm = VOUT, cm; VDIN+ = VDIN− = VOCM = 0 V
AD8132W only, TMIN to TMAX
7
9
Input Bias Current
VOCM CMRR
Gain
0.5
−68
1
ΔVOUT, dm/ΔVOCM; ΔVOCM = 1 V; resistors matched to 0.01%
ΔVOUT, cm/ΔVOCM; ΔVOCM = 1 V
AD8132W only, TMIN to TMAX
0.985
0.985
1.015
1.015
POWER SUPPLY
Operating Range
Quiescent Current
1.35
11
9
5.5
13
14.5
V
VDIN+ = VDIN− = VOCM = 0 V
AD8132W only, TMIN to TMAX
TMIN to TMAX variation
ΔVOUT, dm/ΔVS; ΔVS = 1 V
AD8132W only, TMIN to TMAX
12
mA
mA
μA/°C
dB
16
−70
Power Supply Rejection Ratio
−60
−60
dB
OPERATING TEMPERATURE RANGE
−40
+125
°C
Rev. I | Page 5 of 32
AD8132
DIN TO OUT SPECIFICATIONS
At TA = 25°C, VS = 5 V, VOCM = 2.5 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 3.
Parameter
Conditions
Min Typ
Max Unit
DYNAMIC PERFORMANCE
−3 dB Large Signal Bandwidth
VOUT = 2 V p-p
250
240
300
MHz
MHz
MHz
MHz
MHz
MHz
MHz
V/μs
V/μs
ns
AD8132W only, TMIN to TMAX
VOUT = 2 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
VOUT = 2 V p-p
AD8132W only, TMIN to TMAX
0.1%, VOUT = 2 V p-p
VIN = 2.5 V to 0 V step, G = +2
180
360
155
65
50
1000
−3 dB Small Signal Bandwidth
Bandwidth for 0.1 dB Flatness
Slew Rate
800
750
Settling Time
20
5
Overdrive Recovery Time
NOISE/HARMONIC PERFORMANCE
Second Harmonic
ns
VOUT = 2 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 20 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 2 V p-p, 20 MHz, RL, dm = 800 Ω
20 MHz, RL, dm = 800 Ω
−97
−100
−74
−100
−99
−67
−76
40
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBm
Third Harmonic
IMD
IP3
20 MHz, RL, dm = 800 Ω
Input Voltage Noise (RTI)
Input Current Noise
Differential Gain Error
Differential Phase Error
INPUT CHARACTERISTICS
Offset Voltage (RTI)
f = 0.1 MHz to 100 MHz
f = 0.1 MHz to 100 MHz
NTSC, G = +2, RL, dm = 150 Ω
NTSC, G = +2, RL, dm = 150 Ω
8
1.8
0.025
0.15
nV/√Hz
pA/√Hz
%
Degrees
VOS, dm = VOUT, dm/2; VDIN+ = VDIN− = VOCM = 2.5 V
AD8132W only, TMIN to TMAX
TMIN to TMAX variation
1.0
3.5 mV
6
mV
μV/°C
μA
6
3
Input Bias Current
Input Resistance
TA = 25°C
7
8
μA
Differential AD8132W only, TMIN to TMAX
Common-mode
10
3
1
0.3 to 3.0
−70
MΩ
MΩ
pF
V
dB
Input Capacitance
Input Common-Mode Voltage
CMRR
ΔVOUT, dm/ΔVIN, cm; ΔVIN, cm = 1 V; resistors matched to 0.01%
AD8132W only, TMIN to TMAX
−60
−60
dB
OUTPUT CHARACTERISTICS
Output Voltage Swing
Output Current
AD8132W only, TMIN to TMAX
Maximum ΔVOUT; single-ended output
1.0 to 4.0
50
−68
V
mA
dB
Output Balance Error
ΔVOUT, cm/ΔVOUT, dm; ΔVOUT, dm = 1 V
Rev. I | Page 6 of 32
AD8132
VOCM TO OUT SPECIFICATIONS
At TA = 25°C, VS = 5 V, VOCM = 2.5 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 4.
Parameter
Conditions
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth
Slew Rate
Input Voltage Noise (RTI)
DC PERFORMANCE
Input Voltage Range
Input Resistance
ΔVOCM = 600 mV p-p
ΔVOCM = 1.5 V to 3.5 V
f = 0.1 MHz to 100 MHz
210
340
12
MHz
V/μs
nV/√Hz
1.0 to 3.7
30
5
V
kΩ
mV
mV
μA
dB
Input Offset Voltage
VOS, cm = VOUT, cm; VDIN+ = VDIN− = VOCM = 2.5 V
AD8132W only, TMIN to TMAX
11
13
Input Bias Current
VOCM CMRR
Gain
0.5
−66
1
ΔVOUT, dm/ΔVOCM; ΔVOCM = 2.5 V 1 V; resistors matched to 0.01%
ΔVOUT, cm/ΔVOCM; ΔVOCM = 2.5 V 1 V
AD8132W only, TMIN to TMAX
0.985
0.985
1.015 V/V
1.015 V/V
POWER SUPPLY
Operating Range
Quiescent Current
2.7
9.4
6
11
12
13
V
VDIN+ = VDIN− = VOCM = 2.5 V
AD8132W only, TMIN to TMAX
TMIN to TMAX variation
ΔVOUT, dm/ΔVS; ΔVS = 1 V
AD8132W only, TMIN to TMAX
10.7
mA
mA
μA/°C
dB
10
−70
Power Supply Rejection Ratio
−60
−60
dB
OPERATING TEMPERATURE RANGE
−40
+125 °C
Rev. I | Page 7 of 32
AD8132
DIN TO OUT SPECIFICATIONS
At TA = 25°C, VS = 3 V, VOCM = 1.5 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 5.
Parameter
Conditions
Min Typ
Max Unit
DYNAMIC PERFORMANCE
−3 dB Large Signal Bandwidth
VOUT = 1 V p-p
VOUT = 1 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
VOUT = 0.2 V p-p
VOUT = 0.2 V p-p, G = +2
350
165
350
150
45
MHz
MHz
MHz
MHz
MHz
MHz
−3 dB Small Signal Bandwidth
Bandwidth for 0.1 dB Flatness
50
NOISE/HARMONIC PERFORMANCE
Second Harmonic
VOUT = 1 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 1 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 1 V p-p, 20 MHz, RL, dm = 800 Ω
VOUT = 1 V p-p, 1 MHz, RL, dm = 800 Ω
VOUT = 1 V p-p, 5 MHz, RL, dm = 800 Ω
VOUT = 1 V p-p, 20 MHz, RL, dm = 800 Ω
−100
−94
−77
−90
−85
−66
dBc
dBc
dBc
dBc
dBc
dBc
Third Harmonic
INPUT CHARACTERISTICS
Offset Voltage (RTI)
Input Bias Current
Input Common-Mode Voltage
CMRR
VOS, dm = VOUT, dm/2; VDIN+ = VDIN− = VOCM = 1.5 V
10
3
0.3 to 1.0
−60
mV
μA
V
ΔVOUT, dm/ΔVIN, cm; ΔVIN, cm = 0.5 V; resistors matched to 0.01%
dB
VOCM TO OUT SPECIFICATIONS
At TA = 25°C, VS = 3 V, VOCM = 1.5 V, G = +1, RL, dm = 499 Ω, RF = RG = 348 Ω, unless otherwise noted. For G = +2, RL, dm = 200 Ω, RF = 1000 Ω,
RG = 499 Ω. Refer to Figure 56 and Figure 57 for test setup and label descriptions. All specifications refer to single-ended input and
differential outputs, unless otherwise noted.
Table 6.
Parameter
Conditions
Min
Typ
Max
Unit
DC PERFORMANCE
Input Offset Voltage
Gain
VOS, cm = VOUT, cm; VDIN+ = VDIN− = VOCM = 1.5 V
ΔVOUT, cm/ΔVOCM; ΔVOCM = 0.5 V
7
1
mV
V/V
POWER SUPPLY
Operating Range
Quiescent Current
Power Supply Rejection Ratio
OPERATING TEMPERATURE RANGE
2.7
11
V
VDIN+ = VDIN− = VOCM = 0 V
ΔVOUT, dm/ΔVS; ΔVS = 0.5 V
7.25
−70
mA
dB
°C
−40
+125
Rev. I | Page 8 of 32
AD8132
ABSOLUTE MAXIMUM RATINGS
Table 7.
The power dissipated in the package (PD) is the sum of the
Parameter
Rating
quiescent power dissipation and the power dissipated in the
package due to the load drive for all outputs. The quiescent
power is the voltage between the supply pins (VS) times the
quiescent current (IS). The load current consists of the differential
and common-mode currents flowing to the load, as well as
currents flowing through the external feedback networks and
the internal common-mode feedback loop. The internal resistor
tap used in the common-mode feedback loop places a 1 kΩ
differential load on the output. Consider rms voltages and
currents when dealing with ac signals.
Supply Voltage
5.5 V
VOCM
VS
Internal Power Dissipation
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering 10 sec)
Junction Temperature
250 mW
−40°C to +125°C
−65°C to +150°C
300°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Airflow reduces θJA. In addition, more metal directly in contact
with the package leads from metal traces through holes, ground,
and power planes reduces the θJA.
Figure 3 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the 8-lead SOIC
(θJA = 121°C/W) and 8-lead MSOP (θJA = 142°C/W) packages
on a JEDEC standard 4-layer board. θJA values are approximations.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, θJA is
specified for the device soldered in a circuit board in still air.
1.75
Table 8.
Package Type
1.50
1.25
θJA
Unit
°C/W
°C/W
8-Lead SOIC, 4-Layer
8-Lead MSOP, 4-Layer
121
142
1.00
SOIC
MAXIMUM POWER DISSIPATION
0.75
The maximum safe power dissipation in the AD8132 packages
is limited by the associated rise in junction temperature (TJ) on
the die. At approximately 150°C, the glass transition temperature,
the plastic changes its properties. Even temporarily exceeding
this temperature limit can change the stresses that the package
exerts on the die, permanently shifting the parametric performance
of the AD8132. Exceeding a junction temperature of 150°C for
an extended period can result in changes in the silicon devices,
potentially causing failure.
MSOP
0.50
0.25
0
–40 –30 –20 –10
0
10 20 30 40 50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
Figure 3. Maximum Power Dissipation vs. Ambient Temperature
ESD CAUTION
Rev. I | Page 9 of 32
AD8132
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AD8132
–IN
1
2
3
4
8
7
6
5
+IN
NC
V
OCM
V+
V–
+OUT
–OUT
NC = NO CONNECT
Figure 4. Pin Configuration
Table 9. Pin Function Descriptions
Pin No. Mnemonic
Description
1
2
−IN
VOCM
Negative Input.
Voltage applied to this pin sets the common-mode output voltage with a ratio of 1:1. For example, 1 V dc on
VOCM sets the dc bias level on +OUT and −OUT to 1 V.
3
4
5
6
7
8
V+
Positive Supply Voltage.
Positive Output. Note that the voltage at −DIN is inverted at +OUT (see Figure 64).
Negative Output. Note that the voltage at +DIN is inverted at −OUT (see Figure 64).
Negative Supply Voltage.
No Connect.
+OUT
−OUT
V−
NC
+IN
Positive Input.
Rev. I | Page 10 of 32
AD8132
TYPICAL PERFORMANCE CHARACTERISTICS
2
3
2
V
= ±5V
S
V
= +3V
S
V
= +3V
S
1
0
V
= +5V
S
V
= +5V
S
1
0
V
= ±5V
S
–1
–1
–2
–3
–2
–3
–4
–5
G = +1
V
= 2V p-p FOR V = ±5V, +5V
S
G = +1
O, dm
V
= 1V p-p FOR V = +3V
V
= 0.2V p-p
= 499Ω
O, dm
S
O, dm
R
= 499Ω
R
L, dm
L, dm
–4
–5
1
10
100
1k
1
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 5. Small Signal Frequency Response (See Figure 56)
Figure 8. Large Signal Frequency Response; CF = 0 pF (See Figure 56)
0.5
2
1
G = +1
V
= +3V
S
0.4
0.3
0.2
0.1
V
= 0.2V p-p
= 499Ω
O, dm
R
L, dm
V = +3V
S
V
= +5V
S
V
= +5V
S
0
–1
–2
–3
–4
–5
V
= ±5V
S
0
–0.1
–0.2
–0.3
–0.4
–0.5
V
= ±5V
S
G = +1
V
V
= 2V p-p FOR V = ±5V, +5V
S
O, dm
O, dm
= 1V p-p FOR V = +3V
S
R
= 499Ω
L, dm
1
10
100
1k
1
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 6. 0.1 dB Flatness vs. Frequency; CF = 0 pF (See Figure 56)
Figure 9. Large Signal Frequency Response; CF = 0.5 pF (See Figure 56)
0.2
3
+85°C
+25°C
V
= +3V
S
2
0.1
0
V
= +5V
S
1
0
V
= ±5V
–0.1
–0.2
–0.3
–0.4
–0.5
S
–40°C
–1
–2
V
= ±5V
S
G = +1
V
R
–3
–4
–5
G = +1
= 2V p-p
O, dm
V
= 0.2V p-p
= 499Ω
O, dm
= 499Ω
L, dm
R
L, dm
1
10
100
1k
1
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 7. 0.1 dB Flatness vs. Frequency; CF = 0.5 pF (See Figure 56)
Figure 10. Large Signal Frequency Response at Various Temperatures
(See Figure 56)
Rev. I | Page 11 of 32
AD8132
3
6.1
6.0
R
= 499Ω
= 348Ω
F
2
1
R
F
5.9
5.8
5.7
5.6
5.5
0
–1
–2
R
= 249Ω
F
V
= ±5V
S
G = +1
V
= +3V, +5V, ±5V
–3
–4
S
V
= 2V p-p
G = +2
V
R
O, dm
R
= 499Ω
= 0.2V p-p
L, dm
O, dm
= 200Ω
L, dm
–5
1
1
10
100
1k
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 14. 0.1 dB Flatness vs. Frequency (See Figure 57)
Figure 11. Large Signal Frequency Response vs. RF (See Figure 56)
7
6
5
4
3
2
1
100
V
= +5V, ±5V
S
V
= +3V
S
10
G = +2
V
= 2V p-p FOR
O, dm
V
= ±5V, +5V
S
1
V
= 1V p-p FOR
= +3V
O, dm
V
S
R
= 200Ω
L, dm
V
= +5V
10
S
V
= ±5V
S
0.1
1
10
100
1k
1
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 12. Closed-Loop Single-Ended ZOUT vs. Frequency; G = +1 (See Figure 56)
Figure 15. Large Signal Frequency Response (See Figure 57)
7
6
7
R
= 1.5kΩ
F
6
5
4
3
2
1
R
= 1.0kΩ
F
5
4
3
2
1
V
= ±5V, +5V
S
R
= 499Ω
F
V
= +3V
S
V
= ±5V
S
G = +2
V
R
G = +2
= 0.2V p-p
O, dm
V
= 0.2V p-p
= 200Ω
O, dm
= 200Ω
L, dm
R
L, dm
1
10
100
1k
1
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 13. Small Signal Frequency Response (See Figure 57)
Figure 16. Small Signal Frequency Response vs. RF (See Figure 57)
Rev. I | Page 12 of 32
AD8132
–30
–40
25
20
15
10
5
R
V
= 800Ω
= 2V p-p
HD3 (V = +5V)
L, dm
O, dm
S
G = +10, R = 4.99kΩ
F
G = +5, R = 2.49kΩ
F
–50
–60
–70
HD2 (V = ±5V)
S
G = +2, R = 1kΩ
F
HD3 (V = ±5V)
S
HD2 (V = +5V)
G = +1, R = 499Ω
S
F
–80
–90
0
V
V
R
= ±5V
–5
–10
–15
S
= 2V p-p
O, dm
= 200Ω
L, dm
–100
–110
R
= 499Ω
G
0
10
20
30
40
50
60
70
1
10
100
1k
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 20. Harmonic Distortion vs. Frequency, G = 1 (See Figure 62)
Figure 17. Large Signal Frequency Response for Various Gains
(See Figure 58)
–40
–25
V
R
= 3V
S
HD3 (f = 20MHz)
V
ΔV
ΔV
= ±5V
O, dm
/ΔV
O, cm O, dm
S
= 800Ω
–30
–35
–40
–45
–50
L, dm
= 2V p-p
–50
–60
HD2 (f = 20MHz)
–70
–80
–90
G = 1
–55
–60
G = 2
–65
–70
–75
–100
–110
HD3 (f = 5MHz)
HD2 (f = 5MHz)
0.25
0.50
0.75
1.00
1.25
1.50
1.75
1
10
100
1k
DIFFERENTIAL OUTPUT VOLTAGE (V p-p)
FREQUENCY (MHz)
Figure 21. Harmonic Distortion vs.
Differential Output Voltage, G = 1 (See Figure 62)
Figure 18. RTI Output Balance Error vs. Frequency (See Figure 59)
–40
–50
–60
–70
–80
–90
–40
V
R
= 5V
R
V
= 800Ω
= 1V p-p
S
L, dm
= 800Ω
L, dm
O, dm
–50
–60
HD3 (V = 3V)
S
HD3 (f = 20MHz)
HD2 (V = 3V)
–70
–80
–90
S
HD2 (f = 20MHz)
HD2 (V = 5V)
S
HD2 (f = 5MHz)
–100
–110
HD3 (f = 5MHz)
–100
–110
HD3 (V = 5V)
S
0
1
2
3
4
0
10
20
30
40
50
60
70
DIFFERENTIAL OUTPUT VOLTAGE (V p-p)
FREQUENCY (MHz)
Figure 22. Harmonic Distortion vs.
Differential Output Voltage, G = +1 (See Figure 62)
Figure 19. Harmonic Distortion vs. Frequency, G = +1 (See Figure 62)
Rev. I | Page 13 of 32
AD8132
–40
–50
–60
V
V
= ±5V
S
V
R
= ±5V
HD3 (f = 20MHz)
S
= 2V p-p
O, dm
= 800Ω
L, dm
–50
–60
–70
–80
–90
HD3 (f = 20MHz)
HD2 (f = 20MHz)
–70
–80
HD2 (f = 20MHz)
HD2 (f = 5MHz)
–90
–100
–110
HD2 (f = 5MHz)
–100
–110
HD3 (f = 5MHz)
700 800
HD3 (f = 5MHz)
200
300
400
500
600
LOAD
900
1000
0
1
2
3
4
5
6
R
(Ω)
DIFFERENTIAL OUTPUT VOLTAGE (V p-p)
Figure 23. Harmonic Distortion vs.
Figure 26. Harmonic Distortion vs. RLOAD, G = +1 (See Figure 62)
Differential Output Voltage, G = +1 (See Figure 62)
–50
–60
–40
V
V
= 3V
R
V
= 800Ω
= 1V p-p
S
L, dm
= 1V p-p
O, dm
O, dm
HD3 (f = 20MHz)
HD2 (f = 20MHz)
–50
–60
HD3 (V = 3V)
S
–70
–80
–70
HD2 (V = 5V)
S
–80
–90
HD3 (f = 5MHz)
–90
HD2 (V = 3V)
S
–100
–110
–100
–110
HD2 (f = 5MHz)
HD3 (V = 5V)
S
200
300
400
500
600
700
800
900
1000
0
10
20
30
40
50
60
70
R
(Ω)
LOAD
FREQUENCY (MHz)
Figure 24. Harmonic Distortion vs. RLOAD, G = +1 (See Figure 62)
Figure 27. Harmonic Distortion vs. Frequency, G = +2 (See Figure 63)
–20
–50
HD3 (V = +5V)
V
V
= 5V
S
R
V
= 800Ω
= 4V p-p
S
L, dm
= 2V p-p
O, dm
O, dm
–30
–40
–50
–60
–70
–80
HD3 (f = 20MHz)
–60
–70
HD2 (V = +5V)
S
HD3 (V = ±5V)
S
–80
HD2 (f = 20MHz)
HD2 (f = 5MHz)
–90
HD2 (V = ±5V)
S
HD3 (f = 5MHz)
–100
–90
–100
–110
200
300
400
500
600
LOAD
700
800
900
1000
0
10
20
30
40
50
60
70
80
R
(Ω)
FREQUENCY (MHz)
Figure 28. Harmonic Distortion vs. Frequency, G = +2 (See Figure 63)
Figure 25. Harmonic Distortion vs. RLOAD, G = +1 (See Figure 62)
Rev. I | Page 14 of 32
AD8132
–40
–50
–50
–60
V
V
= ±5V
S
V
R
= 5V
S
HD3 (f = 20MHz)
HD3 (f = 20MHz)
= 2V p-p
= 800Ω
O, dm
L, dm
–60
HD2 (f = 20MHz)
–70
–70
HD2 (f = 20MHz)
HD2 (f = 5MHz)
–80
–80
HD2 (f = 5MHz)
–90
–90
–100
–110
–120
–100
–110
HD3 (f = 5MHz)
HD3 (f = 5MHz)
2
0
1
3
4
200
300
400
500
600
700
800
900
1000
R
(Ω)
DIFFERENTIAL OUTPUT VOLTAGE (V p-p)
LOAD
Figure 32. Harmonic Distortion vs. RLOAD, G = +2 (See Figure 63)
Figure 29. Harmonic Distortion vs.
Differential Output Voltage, G = +2 (See Figure 63)
–40
–50
10
HD3 (f = 20MHz)
HD2 (f = 20MHz)
V
R
= 5V
f
V
R
= 20MHz
= ±5V
S
C
0
–10
–20
= 800Ω
L, dm
S
= 800Ω
L, dm
–60
–30
–40
–50
–70
–80
–60
–70
–90
HD3 (f = 5MHz)
–100
–110
HD2 (f = 5MHz)
–80
–90
0
1
2
3
4
5
6
19.5
20.0
20.5
DIFFERENTIAL OUTPUT VOLTAGE (V p-p)
FREQUENCY (MHz)
Figure 30. Harmonic Distortion vs.
Figure 33. Intermodulation Distortion, G = +1
Differential Output Voltage, G = +2 (See Figure 63)
–50
–60
45
V
V
= 5V
V = ±5V, +5V
S
S
HD3 (f = 20MHz)
= 2V p-p
R
= 800Ω
O, dm
L, dm
40
35
30
25
20
15
–70
HD2 (f = 20MHz)
–80
HD2 (f = 5MHz)
–90
–100
–110
HD3 (f = 5MHz)
200
300
400
500
600
700
800
900
1000
0
10
20
30
40
50
60
70
R
(Ω)
LOAD
FREQUENCY (MHz)
Figure 34. Third-Order Intercept vs. Frequency, G = +1
Figure 31. Harmonic Distortion vs. RLOAD, G = +2 (See Figure 63)
Rev. I | Page 15 of 32
AD8132
C
= 0pF
F
V
= ±5V
S
V
= ±5V, +5V, +3V
S
V
= 2V p-p
O, dm
C
= 0.5pF
F
40mV
5ns
400mV
5ns
Figure 35. Small Signal Transient Response, G = +1
Figure 38. Large Signal Transient Response, G = +1
V
V
= 3V
S
C
= 0pF
F
= 1.5V p-p
O, dm
V
O, dm
C
= 0.5pF
F
V
–OUT
V
+OUT
V
+DIN
1V
5ns
300mV
5ns
Figure 36. Large Signal Transient Response, G = +1
Figure 39. Large Signal Transient Response, G = +1
C
= 0pF
V
V
= 5V
V
= ±5V, +5V, +3V
F
S
S
= 2V p-p
O, dm
C
= 0.5pF
F
40mV
5ns
400mV
5ns
Figure 37. Large Signal Transient Response, G = +1
Figure 40. Small Signal Transient Response, G = +2
Rev. I | Page 16 of 32
AD8132
V
= ±5V
S
G = +1
V
S
= 3V
V
= 2V p-p
O, dm
R
= 499Ω
L, dm
2mV
10
5ns
300mV
5ns
0
5
15
20
25
30
35
40
5ns/DIV
Figure 41. Large Signal Transient Response, G = +2
Figure 44. 0.1% Settling Time
C
= 0pF
V
S
= +5V, ±5V
L
C
= 5pF
L
C
= 20pF
L
400mV
5ns
5ns
400mV
Figure 42. Large Signal Transient Response, G = +2
Figure 45. Large Signal Transient Response
for Various Capacitor Loads (See Figure 60)
0
–10
–20
–30
ΔV
O, dm
–PSRR
V
= ±5V
O, dm
S
ΔV
S
+PSRR (V = ±5V, +5V)
S
–PSRR (V = ±5V)
V
S
+PSRR
V
–OUT
–40
–50
V
+OUT
–60
–70
–80
–90
V
+DIN
1V
5ns
0.1
1
10
FREQUENCY (MHz)
100
1k
Figure 43. Large Signal Transient Response, G = +2
Figure 46. PSRR vs. Frequency
Rev. I | Page 17 of 32
AD8132
–20
V
–10
–20
–30
–40
–50
–60
= ±5V
ΔV
ΔV
= 600mV p-p
OCM
S
O, dm
V
= 2V p-p
IN, cm
ΔV
OCM
–30
–40
–50
–60
–70
ΔV
O, cm
ΔV
= 2V p-p
OCM
ΔV
IN, cm
ΔV
O, dm
ΔV
IN, cm
–70
–80
–80
1
10
100
1000
1
10
100
1000
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 50. VOCM CMRR vs. Frequency
Figure 47. CMRR vs. Frequency (See Figure 61)
6
1k
ΔV
V
= ±5V
O, cm
S
ΔV
OCM
3
ΔV
= 600mV p-p
OCM
0
–3
–6
–9
100
ΔV
= 2V p-p
OCM
8nV/√Hz
10
–12
–15
1
1
10
100
1000
10
100
1k
10k
100k
1M
10M
100M
FREQUENCY (MHz)
FREQUENCY (Hz)
Figure 48. VOCM Gain Response
Figure 51. Input Voltage Noise vs. Frequency
1k
100
10
V
V
= ±5V
S
= –1V TO +1V
OCM
V
O, cm
1.8pA/√Hz
400mV
5ns
1
10
100
1k
10k
100k
1M
10M
100M
FREQUENCY (Hz)
Figure 49. VOCM Transient Response
Figure 52. Input Current Noise vs. Frequency
Rev. I | Page 18 of 32
AD8132
0
V
(0.5V/DIV)
O, dm
V
= +5V
S
–0.5
V
(1V/DIV)
IN, sm
–1.0
–1.5
V
= ±5V
S
V
= 5V
S
V
= 2.5V STEP
IN
G = +2
–2.0
–2.5
R
R
= 1kΩ
F
= 200Ω
L, dm
5ns
–40
–20
0
20
40
60
80
100
TEMPERATURE (°C)
Figure 53. Overdrive Recovery
Figure 55. Differential Output Offset Voltage vs. Temperature
15
13
V
= ±5V
S
11
9
V
= +5V
S
7
5
–50
–30
–10
10
30
50
70
90
TEMPERATURE (°C)
Figure 54. Supply Current vs. Temperature
Rev. I | Page 19 of 32
AD8132
TEST CIRCUITS
C
F
R
348Ω
F
R
R
R
348Ω
G
L
49.9Ω
24.9Ω
49.9Ω
24.9Ω
0.1µF
0.1µF
499Ω
L
348Ω
R
G
348Ω
R
F
G = +1: R = R = 348Ω, R = 249Ω (R = 498Ω)
L, dm
F
G
L
C
F
G = +2: R = 1000Ω, R = 499Ω, R = 100Ω (R
= 200Ω)
F
G
L
L, dm
Figure 59. Test Circuit for Output Balance
Figure 56. Basic Test Circuit, G = +1
348Ω
1000Ω
348Ω
24.9Ω
24.9Ω
499Ω
49.9Ω
49.9Ω
C
0.1µF
L
453Ω
0.1µF
200Ω
348Ω
499Ω
24.9Ω
24.9Ω
348Ω
1000Ω
Figure 57. Basic Test Circuit, G = +2
Figure 60. Test Circuit for Capacitor Load Drive
R
F
348Ω
348Ω
348Ω
249Ω
499Ω
49.9Ω
0.1µF
V
200Ω
O, dm
V
O, cm
49.9Ω
249Ω
499Ω
24.9Ω
348Ω
R
F
NOTES
RESISTORS MATCHED TO 0.01%.
Figure 58. Test Circuit for Various Gains
Figure 61. CMRR Test Circuit
348Ω
2:1 TRANSFORMER
348Ω
300Ω
HPF
= 50Ω
LPF
49.9Ω
24.9Ω
Z
IN
0.1µF
348Ω
300Ω
348Ω
Figure 62. Harmonic Distortion Test Circuit, G = +1, RL, dm = 800 Ω
1000Ω
2:1 TRANSFORMER
499Ω
300Ω
HPF
= 50Ω
LPF
49.9Ω
24.9Ω
Z
IN
0.1µF
499Ω
300Ω
1000Ω
Figure 63. Harmonic Distortion Test Circuit, G = +2, RL, dm = 800 Ω
Rev. I | Page 20 of 32
AD8132
OPERATIONAL DESCRIPTION
Table 10. Differential and Common-Mode Gains
DEFINITION OF TERMS
Input
VIN, dm
VIN, cm
VOCM
VOUT, dm
VOUT, cm
Differential Voltage
RF/RG
0
0
0 (by design)
0 (by design)
1 (by design)
It is the difference between two node voltages. For example, the
output differential voltage (or equivalently output differential
mode voltage) is defined as
As listed in Table 10, the differential output (VOUT, dm) is equal to
the differential input voltage (VIN, dm) times RF/RG. In this case, it
does not matter if both differential inputs are driven, or only one
output is driven and the other is tied to a reference voltage, such
as ground. As seen from the two zero entries in the VOUT, dm column,
neither of the common-mode inputs has any effect on this gain.
V
OUT, dm = (V+OUT − V−OUT)
where V+OUT and V−OUT refer to the voltages at the +OUT and
−OUT terminals with respect to a common reference.
Common-Mode Voltage
It is the average of two node voltages. The output common-
mode voltage is defined as
The gain from VIN, dm to VOUT, cm is 0, and first-order, does not
depend on the ratio matching of the feedback networks. The
common-mode feedback loop within the AD8132 provides a
corrective action to keep this gain term minimized. The term
balance error describes the degree that this gain term differs
from 0.
V
OUT, cm = (V+OUT + V−OUT)/2
C
F
R
F
R
R
G
G
+IN
–IN
–OUT
+OUT
+D
IN
R
V
OUT, dm
V
AD8132
L, dm
OCM
–D
The gain from VIN, cm to VOUT, dm directly depends on the matching
of the feedback networks. The analogous term for this transfer
function (used in conventional op amps) is common-mode
rejection ratio (CMRR). Therefore, if it has a high CMRR, the
feedback ratios must be well matched.
IN
R
C
F
F
Figure 64. Circuit Definitions
The gain from VIN, cm to VOUT, cm is ideally 0 and is first-order
independent of the feedback ratio matching. As in the case of
VIN, dm to VOUT, cm, the common-mode feedback loop keeps this
BASIC CIRCUIT OPERATION
One of the more useful and easy to understand ways to use the
AD8132 is to provide two equal ratio feedback networks. To
match the effect of parasitics, comprise these networks of two
equal value feedback resistors (RF) and two equal value gain
resistors (RG). This circuit is shown in Figure 64.
term minimized.
The gain from VOCM to VOUT, dm is ideally 0 when the feedback ratios
are matched only. The amount of differential output signal that is
created by varying VOCM is related to the degree of mismatch in the
feedback networks.
Like a conventional op amp, the AD8132 has two differential
inputs that can be driven with both differential mode input
voltage (VIN, dm) and common-mode input voltage (VIN, cm).
VOCM controls the output common-mode voltage VOUT, cm with a
unity-gain transfer function. With equal ratio feedback networks
(as previously assumed), its effect on each output is the same,
that is the gain from VOCM to VOUT, dm is 0. If not driven, the
output common-mode voltage is set with an internal voltage
divider to a level that is nominally midsupply. It is recommended
There is another input to consider (VOCM) on the AD8132 that
is not present on conventional op amps. VOCM is completely
separate from the previous inputs.
There are two complementary outputs whose response can be
defined by a differential mode output (VOUT, dm) and a common-
mode output (VOUT, cm).
that a 0.1 μF bypass capacitor be connected to VOCM
.
When unequal feedback ratios are used, the two gains associated
with VOUT, dm become nonzero. This significantly complicates the
mathematical analysis along with any intuitive understanding of
how the part operates.
Table 10 shows the gain from any type of input to either type
of output.
Rev. I | Page 21 of 32
AD8132
THEORY OF OPERATION
The AD8132 differs from conventional op amps by the external
presence of an additional input and output. The additional
input, VOCM, controls the output common-mode voltage. The
additional output is the analog complement of the single output
of a conventional op amp. For its operation, the AD8132 uses two
feedback loops as compared to the single loop of conventional
op amps. Although this provides significant freedom to create
various novel circuits, basic op amp theory can still be used to
analyze the operation.
For each feedback network, a feedback factor can be defined as
the fraction of the output signal that is fed back to the opposite
sign input. These terms are
β1 = RG1/(RG1 + RF1)
β2 = RG2/(RG2 + RF2)
The feedback factor, β1, is for the side that is driven, and the
feedback factor, β2, is for the side that is tied to a reference
voltage (ground). Note that each feedback factor can vary
anywhere between 0 and 1.
One of the feedback loops controls the output common-mode
voltage, VOUT, cm. Its input is VOCM (Pin 2) and the output is the
common mode, or average voltage, of the two differential outputs
(+OUT and −OUT). The gain of this circuit is internally set to
unity. When the AD8132 is operating in its linear region, this
A single-ended-to-differential gain equation can be derived
(this is true for all values of β1 and β2) from
2
1 − β1
)
G =
establishes one of the operational constraints: VOUT, cm = VOCM
.
(
β1 + β2
The second feedback loop controls the differential operation.
Similar to an op amp, the gain and gain shaping of the transfer
function can be controlled by adding passive feedback networks.
However, only one feedback network is required to close the
loop and fully constrain the operation, but depending on the
function desired, two feedback networks can be used. This is
possible because there are two outputs that are each inverted
with respect to the differential inputs.
This expression is not very intuitive, but some further examples
can provide better understanding of its implications. One
observation that can be made immediately is that a tolerance
error in β1 does not have the same effect on gain as the same
tolerance error in β2.
DIFFERENTIAL AMPLIFIER WITHOUT RESISTORS
(HIGH INPUT IMPEDANCE INVERTING AMPLIFIER)
The simplest closed-loop circuit that can be made does not
require any resistors and is shown in Figure 70. In this circuit,
β1 is equal to 0, and β2 is equal to 1. The gain is equal to 2.
GENERAL USAGE OF THE AD8132
Several assumptions are made here for a first-order analysis; they
are the typical assumptions used for the analysis of op amps.
A more intuitive method to figure the gain is by simple inspection.
+OUT is connected to −IN, whose voltage is equal to the voltage at
+IN under equilibrium conditions. Therefore, +VOUT is equal to
VIN, and there is unity gain in this path. Because −OUT has to
swing in the opposite direction from +OUT due to the common-
mode constraint, its effect doubles the output signal and
produces a gain of 2.
•
The input bias currents are sufficiently small so they can be
neglected.
•
•
The output impedances are arbitrarily low.
The open-loop gain is arbitrarily large and drives the
amplifier to a state where the input differential voltage is
effectively 0.
One useful function that this circuit provides is a high input
impedance inverter. If +OUT is ignored, there is a unity-gain,
high input impedance amplifier formed from +IN to −OUT.
Most traditional op amp inverters have relatively low input
impedances, unless they are buffered with another amplifier.
•
Offset voltages are assumed to be 0.
Though it is possible to operate the AD8132 with a purely
differential input, many of its applications call for a circuit
that has a single-ended input with a differential output.
For a single-ended-to-differential circuit, the RG of the input that
is not driven is tied to a reference voltage or to ground. Additional
conditions are discussed in the following sections. In addition,
the voltage at VOCM, and therefore VOUT, cm, is assumed to be ground.
Figure 67 shows a generalized schematic of such a circuit using an
AD8132 with two feedback paths.
VOCM is assumed to be at midsupply. Because there is still the
constraint that +VOUT must equal VIN, changing the VOCM voltage
does not change +VOUT (equal to VIN). Therefore, the effect of
changing VOCM must show up at −OUT.
For example, if VOCM is raised by 1 V, then −VOUT must increase
by 2 V. This makes VOUT, cm also increase by 1 V because it is defined
as the average of the two differential output voltages. This means
that the gain from VOCM to the differential output is 2.
Rev. I | Page 22 of 32
AD8132
With β2 equal to 0 in these circuits, the gain can theoretically be
set to any value from close to 0 to infinity, just as it can with a
conventional op amp in the inverting mode. However, practical
real-world limitations and parasitics limit the range of acceptable
gain to more modest values.
OTHER β2 = 1 CIRCUITS
The preceding simple configuration with β2 = 1 and its gain of 2
is the highest gain circuit that can be made under this condition.
Because β1 was equal to 0, only higher β1 values are possible.
The circuits with higher values of β1 have gains lower than 2.
However, circuits with β1 equal to 1 are not practical because
they have no effective input and result in a gain of 0.
β1 = 0
There is yet another class of circuits where there is no feedback
from −OUT to +IN. This is the case where β1 = 0. The differential
amplifier without a resistor described in the Differential Amplifier
Without Resistors (High Input Impedance Inverting Amplifier)
section meets this condition, but it was presented only with the
condition that β2 = 1. Recall that this circuit had a gain equal to 2.
To increase β1 from 0, it is necessary to add two resistors in a feed-
back network. A generalized circuit that has β1 with a value higher
than 0 is shown in Figure 69. A couple of different convenient
gains that can be created are a gain of 1, when β1 is equal to 1/3,
and a gain of 0.5, when β1 equals 0.6.
If β2 decreases in this circuit from unity, a smaller part of +VOUT
is fed back to −IN and the gain increases (see Figure 68). This
circuit is very similar to a noninverting op amp configuration,
except for the presence of the additional complementary output.
Therefore, the overall gain is twice that of a noninverting op
amp or 2 × (1 + RF2/RG2) or 2 × (1/β2).
With β2 equal to 1 in these circuits, VOCM serves as the refer-
ence voltage that measures the input voltage and the individual
output voltages. In general, when VOCM is varied in circuits with
unmatched feedback networks, a differential output signal is
generated that is proportional to the applied VOCM voltage.
VARYING β2
Once again, varying VOCM does not affect both outputs in the
same way; therefore, in addition to varying VOUT, cm with unity
Though the β2 = 1 circuit sets β2 to 1, another class of simple
circuits can be made that sets β2 equal to 0. This means that
there is no feedback from +OUT to −IN. This class of circuits
is very similar to a conventional inverting op amp. However,
the AD8132 circuits have an additional output and common-
mode input that can be analyzed separately (see Figure 71).
gain, there is also an effect on VOUT, dm by changing VOCM
.
ESTIMATING THE OUTPUT NOISE VOLTAGE
Similar to the case of a conventional op amp, the differential
output errors (noise and offset voltages) can be estimated by
multiplying the input-referred terms, at +IN and −IN, by the
circuit noise gain. The noise gain is defined as
With −IN connected to ground, +IN becomes a virtual ground
in the sense that the term is used for conventional op amps. Both
inputs must maintain the same voltage for equilibrium operation;
therefore, if one is set to ground, the other is driven to ground.
The input impedance can also be seen to be equal to RG, just as
in a conventional op amp.
⎛
⎜
⎜
⎝
⎞
⎟
⎟
⎠
RF
RG
GN =1 +
To compute the total output-referred noise for the circuit of
Figure 64, consideration must be given to the contribution of
resistors, RF and RG. See Table 11 for estimated output noise
voltage densities at various closed-loop gains.
In this case, however, the positive input and negative output are
used for the feedback network. Because a conventional op amp
does not have a negative output, only its inverting input can be
used for the feedback network. The AD8132 is symmetrical,
therefore, the feedback network on either side can be used to
produce the same results.
Table 11. Recommended Resistor Values and Noise
Performance for Specific Gains
Output
Noise
AD8132
Only
Output
Noise
AD8132
Because +IN is a summing junction, by an analogy to conven-
tional op amps, the gain from VIN to −OUT is −RF/RG. This holds
true regardless of the voltage on VOCM, and because +OUT
moves the same amount in the opposite direction from −OUT,
the overall gain is −2(RF/RG).
Bandwidth
+ RG, RF
Gain RG (Ω) RF (Ω) −3 dB (MHz) (nV/√Hz) (nV/√Hz)
1
2
5
10
499
499
499
499
499
1.0 k
2.49 k 65
4.99 k 20
360
160
16
17
24.1
48.4
88.9
26.1
53.3
98.6
VOCM still governs VOUT, cm; therefore, +OUT must be the only
output that moves when VOCM is varied. Because VOUT, cm is the
average of the two outputs, +OUT must move twice as far, and in
the same direction as VOCM, to create the proper VOUT, cm. Therefore,
the gain from VOCM to +OUT must be 2.
Rev. I | Page 23 of 32
AD8132
When using the AD8132 in gain configurations where β1 ≠ β2,
differential output noise appears due to input-referred voltage
noise in the VOCM circuitry according to the following formula:
In cases where more accurate control of the output common-mode
level is required, it is a best practice that an external source or
resistor divider (with RSOURCE < 10 kΩ) be used. The output
common-mode offset values in the Specifications section assume
the VOCM input is driven by a low impedance voltage source.
⎡
⎢
⎤
⎥
β1 − β2
β1 + β2
VOND = 2 VNOCM
⎢
⎥
⎣
⎦
DRIVING A CAPACITIVE LOAD
where:
A purely capacitive load can react with the pin and bond wire
inductance of the AD8132, resulting in high frequency ringing
in the pulse response. One way to minimize this effect is to place a
small capacitor across each of the feedback resistors. The added
capacitance must be small to avoid destabilizing the amplifier. An
alternative technique is to place a small resistor in series with
the amplifier outputs, as shown in Figure 60.
V
V
OND is the output differential noise.
NOCM is the input-referred voltage noise on VOCM
.
CALCULATING INPUT IMPEDANCE OF THE
APPLICATION CIRCUIT
The effective input impedance of a circuit, such as that in Figure 64,
at +DIN and −DIN, depends on whether the amplifier is being
driven by a single-ended or differential signal source. For balanced
differential input signals, the input impedance (RIN, dm) between
the inputs (+DIN and −DIN) is simply
OPEN-LOOP GAIN AND PHASE
Open-loop gain and phase plots are shown in Figure 65 and
Figure 66.
R
IN, dm = 2 × RG
60
R
= 2kΩ
In the case of a single-ended input signal (for example, if −DIN
is grounded and the input signal is applied to +DIN), the input
impedance becomes
L, dm
50
40
30
⎛
⎜
⎞
⎟
RG
RF
20
10
0
⎜
⎜
⎟
⎟
RIN,dm
=
1 −
⎜
⎝
⎟
⎠
2 ×
(
RG + RF
)
The circuit input impedance is effectively higher than it would
be for a conventional op amp connected as an inverter because
a fraction of the differential output voltage appears at the inputs
as a common-mode signal, partially bootstrapping the voltage
across the input resistor, RG.
–10
–20
0.1
1
10
100
1000
FREQUENCY (MHz)
Figure 65. Open-Loop Gain vs. Frequency
40
20
INPUT COMMON-MODE VOLTAGE RANGE IN
SINGLE-SUPPLY APPLICATIONS
R
= 2kΩ
L, dm
0
The AD8132 is optimized for level-shifting, ground-referenced
input signals. For a single-ended input, this implies that the voltage
at −DIN in Figure 64 is 0 V when the negative power supply
voltage (at V−) of the amplifier is also set to 0 V.
–20
–40
–60
–80
–100
SETTING THE OUTPUT COMMON-MODE VOLTAGE
–120
–140
The VOCM pin of the AD8132 is internally biased at a voltage
approximately equal to the midsupply point (average value of the
voltage on V+ and V−). Relying on this internal bias results in an
output common-mode voltage that is within approximately
100 mV of the expected value.
–160
–180
–200
0.1
1
10
100
1000
FREQUENCY (MHz)
Figure 66. Open-Loop Phase vs. Frequency
Rev. I | Page 24 of 32
AD8132
LAYOUT, GROUNDING, AND BYPASSING
CIRCUITS
As a high speed part, the AD8132 is sensitive to the printed
circuit board (PCB) environment in which it operates. Realizing
its superior specifications requires attention to various details of
good high speed PCB design.
R
F1
R
R
G1
+
G2
The first requirement is a good solid ground plane that covers as
much of the board area around the AD8132 as possible. The only
exception to this is that the two input pins (Pin 1 and Pin 8) are
kept a few millimeters from the ground plane and that ground
be removed from inner layers and the opposite side of the board
under the input pins. This minimizes the stray capacitance on
these nodes and helps preserve the gain flatness vs. the frequency.
R
F2
Figure 67. Typical Four-Resistor Feedback Circuit
V
+
IN
R
F2
R
G2
Bypass the power supply pins as close as possible to the device
to the nearby ground plane and use good high frequency ceramic
chip capacitors. Do this bypassing with a capacitance value
of 0.01 μF to 0.1 μF for each supply. Farther away, provide low
frequency bypassing with 10 μF tantalum capacitors from each
supply to ground.
Figure 68. Typical Circuit with β1 = 0
R
F1
R
G1
+
Keep the signal routing short and direct to avoid parasitic effects.
Wherever there are complementary signals, a symmetrical
layout with matched lengths must be provided to the extent
possible to maximize the balance performance. When running
differential signals over a long distance, place the traces on
the PCB close together or twist together any differential wiring
to minimize the area of the loop that is formed. This reduces
the radiated energy and makes the circuit less susceptible to
interference.
Figure 69. Typical Circuit with β2 = 1
V
+
IN
Figure 70. G = +2 Circuit with β1 = 0, Without Resistors
R
F1
R
G1
V
IN
+
Figure 71. Typical Circuit with β2 = 0
Rev. I | Page 25 of 32
AD8132
APPLICATIONS INFORMATION
ANALOG-TO-DIGITAL DRIVER
10
0
f
f
= 40MHz
= 2.5MHz
FUND
S
IN
Many of the newer high speed ADCs are single supply and have
differential inputs. Thus, the driver for these devices is able to
convert from a single-ended signal to a differential signal and
provide output common-mode level shifting in addition to
having low distortion and noise. The AD8132 conveniently
performs these functions when driving the AD9203, a 10-bit,
40 MSPS ADC.
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
2ND
5TH
12.5
6TH
8TH
9TH
7TH
3RD
4TH
In Figure 73, a 1 V p-p signal drives the input of an AD8132
configured for unity gain. Both the AD8132 and the AD9203 are
powered from a single 3 V supply. A voltage divider biases VOCM
at midsupply and in turn drives VOUT, cm to half of the supply
voltage. This is within the common-mode range of the AD9203.
–120
0
2.5
5.0
7.5
10.0
15.0
17.5
20.0
INPUT FREQUENCY (MHz)
Figure 72. FTT Response for AD8132 Driving AD9203
Between the ADC and the driver is a 1-pole, differential filter that
helps to filter some of the noise and assists the switched-capacitor
inputs of the ADC. Each of the ADC inputs is driven by a 0.5 V p-p
signal that ranges from 1.25 V dc to 1.75 V dc. Figure 72 is an
FFT plot of the performance of the circuit when running at a
clock rate of 40 MSPS and an input frequency of 2.5 MHz.
BALANCED CABLE DRIVER
When driving a twisted pair cable, it is desirable to drive only
a pure differential signal onto the line. If the signal is purely
differential (that is, fully balanced), and the transmission line is
twisted and balanced, there is minimum radiation of any signal.
The complementary electrical fields are confined mostly to
the space between the two twisted conductors and does not
significantly radiate out from the cable. The current in the cable
creates magnetic fields that radiate to some degree. However, the
amount of radiation is mitigated by the twists, because for
each twist, the two adjacent twists have an opposite polarity
magnetic field. If the twist pitch is tight enough, these small
magnetic field loops contain most of the magnetic flux, and
the magnetic farfield strength is negligible.
3V
3V
3V
10kΩ
+
0.1µF
10µF
348Ω
0.1µF
10kΩ
348Ω
0.1µF
1V p-p
28
2
60.4Ω
AVDD
DRVDD
25
3
8
2
AINN
5
20pF
20pF
49.9Ω
DIGITAL
OUTPUTS
AD9203
AD8132
0.1µF
4
AINP
26
348Ω
24.9Ω
60.4Ω
1
6
AVSS
27
DRVSS
1
348Ω
Figure 73. AD8132 Driving AD9203, a 10-Bit, 40 MSPS ADC
Rev. I | Page 26 of 32
AD8132
+5V
+5V
+
0.1µF
1kΩ
10µF
+
0.1µF
10µF
499Ω
49.9Ω
1
49.9Ω
50Ω
SOURCE
100Ω
AD8132
0.1µF
523Ω
2
3
AD830
TWISTED
PAIR
7
49.9Ω
V
OUT
4
1kΩ
0.1µF
–5V
10µF
5
+
10µF
0.1µF
–5V
+
Figure 74. Balanced Line Driver and Receiver Using AD8132 and AD830
20
Any imbalance in the differential drive signal appears as a
common-mode signal on the cable. This is the equivalent of
a single wire that is driven with the common-mode signal. In
this case, the wire acts as an antenna and radiates. Therefore, to
minimize radiation when driving differential twisted pair cables,
make sure the differential drive signal is well balanced.
10
0
–10
–20
–30
–40
–50
–60
–70
–80
The common-mode feedback loop in the AD8132 helps to
minimize the amount of common-mode voltage at the output
and can, therefore, be used to create a well-balanced differential
line driver. Figure 74 shows an application that uses an AD8132
as a balanced line driver and an AD830 as a differential receiver
configured for unity gain. This circuit was operated with 10 meters
of Category 5 cable.
1000
1
10
100
FREQUENCY (MHz)
Figure 76. Frequency Response for Transmit Boost Circuit
TRANSMIT EQUALIZER
LOW-PASS DIFFERENTIAL FILTER
Any length of transmission line attenuates the signals it carries.
This effect is worse at higher frequencies than at lower frequencies.
One way to compensate for this is to provide an equalizer circuit
that boosts the higher frequencies in the transmitter circuit, so
that at the receive end of the cable, the attenuation effects are
diminished.
Similar to an op amp, various types of active filters can be
created with the AD8132. These can have single-ended inputs
and differential outputs that can provide an antialias function
when driving a differential ADC.
2.15kΩ
549Ω
33pF
By lowering the impedance of the RG component of the feedback
network at a higher frequency, the gain can be increased at a
high frequency. Figure 75 shows the gain of a two-line driver
that has its RG resistors shunted by 10 pF capacitors. The effect
of this is shown in the frequency response plot of Figure 76.
2kΩ
100pF
100pF
2kΩ
953Ω
953Ω
200pF
200pF
V
V
49.9Ω
IN
OUT
33pF
24.9Ω
549Ω
2.15kΩ
Figure 77. 1 MHz, 3-Pole Differential Output,
Low-Pass, Multiple Feedback Filter
499Ω
10pF
49.9Ω
V
IN
Figure 77 is a schematic of a low-pass, multiple feedback filter.
The active section contains two poles, and an additional pole
is added at the output. The filter was designed to have a −3 dB
frequency of 1 MHz.
249Ω
249Ω
100Ω
49.9Ω
V
OUT
49.9Ω
24.9Ω
10pF
499Ω
Figure 75. Frequency Boost Circuit
Rev. I | Page 27 of 32
AD8132
The actual −3 dB frequency was measured to be 1.12 MHz, as
shown in Figure 78.
If the receive end common-mode voltage is set to ground, it is
well defined at the receive end. Any common-mode signal that
is picked up over the cable length due to noise appears at the
transmit end and must be absorbed by the transmitter. Thus, it is
important that the transmitter have adequate common-mode
output range to absorb the full amplitude of the common-mode
signal coupled onto the cable and therefore prevent clipping.
10
0
–10
–20
–30
–40
–50
–60
–70
–80
Another way to look at this is that the circuit performs what is
sometimes called a transformer action. One main difference is
that the AD8132 passes dc while transformers do not.
A transformer can also be easily configured to have either a high or
low common-mode output impedance. If the transformers center
tap is connected to a solid voltage reference, it sets the common-
mode voltage on the secondary side of the transformer. In this case,
if one of the differential outputs is grounded, the other output has
half of the differential output signal. This keeps the common-mode
voltage at ground, where it is required to be due to the center tap
connection. This is analogous to the AD8132 operating with a low
output impedance common mode (see Figure 80).
–90
10k
100k
1M
10M
100M
FREQUENCY (Hz)
Figure 78. Frequency Response of 1 MHz Low-Pass Filter
HIGH COMMON-MODE OUTPUT IMPEDANCE
AMPLIFIER
Changing the connection to VOCM (Pin 2) can change the common-
mode from low impedance to high impedance. If VOCM is actively
set to a particular voltage, the AD8132 tries to force VOUT, cm to
the same voltage with a relatively low output impedance. All the
previous analysis assumed that this output impedance is arbitrarily
low enough to drive the load condition in the circuit.
V
V
DIFF
OCM
Figure 80. Transformer with Low Output Impedance Secondary Set at VOCM
If the center tap of the secondary of a transformer is allowed to
float as shown in Figure 81 (or if there is no center tap), the
transformer has high common-mode output impedance. This
means that the common mode of the secondary is determined
by what it is connected to and not by anything to do with the
transformer itself.
However, some applications benefit from high common-mode
output impedance. This is accomplished with the circuit shown
in Figure 79.
R
F
348Ω
R
348Ω
10Ω
G
NC
V
DIFF
49.9Ω
49.9Ω
1kΩ
1kΩ
Figure 81. Transformer with High Output Impedance Secondary
R
G
348Ω
10Ω
If one of the differential ends of the transformer is grounded,
the other end swings with the full output voltage. This means
that the common mode of the output voltage is one-half of the
differential output voltage. However, this shows that the common
mode is not forced via low impedance to a given voltage. The
common-mode output voltage can be easily changed to any voltage
through its other output terminals.
R
348Ω
F
Figure 79. High Common-Mode, Output Impedance, Differential Amplifier
VOCM is driven by a resistor divider that measures the output
common-mode voltage. Thus, the common-mode output voltage
takes on the value that is set by the driven circuit. In this case,
it comes from the center point of the termination at the receive
end of a 10 meter length of Category 5 twisted pair cable.
The AD8132 can exhibit the same performance when one of
the outputs in Figure 79 is grounded. The other output swings
at the full differential output voltage. The common-mode signal
is measured by the voltage divider across the outputs and input
to VOCM. This, then, drives VOUT, cm to the same level. At higher
frequencies, it is important to minimize the capacitance on
the VOCM node; otherwise, phase shifts can compromise the
performance. The voltage divider resistances can also be lowered
for better frequency response.
Rev. I | Page 28 of 32
AD8132
FULL-WAVE RECTIFIER
If there is not enough forward bias (VOUT, cm too low), the lower
sharp cusps of the full-wave rectified output waveform are rounded
off. In addition, as the frequency increases, there tends to be some
rounding of the lower cusps. The forward bias can be increased
to yield sharper cusps at higher frequencies.
The balanced outputs of the AD8132, along with a couple of
Schottky diodes, can create a very high speed, full-wave rectifier.
Such circuits are useful for measuring ac voltages and other
computational tasks.
There is not a reliable, entirely quantifiable, means to measure
the performance of a full-wave rectifier. Because the ideal
waveform has periodic sharp discontinuities, it has (mostly
even) harmonics that have no upper bound on the frequency.
However, for a practical circuit, as the frequency increases, the
higher harmonics become attenuated and the sharp cusps that
are present at low frequencies become significantly rounded.
Figure 82 shows the configuration of such a circuit. Each of the
AD8132 outputs drives the anode of an HP2835 Schottky diode.
These Schottky diodes were chosen for their high speed operation.
At lower frequencies (approximately lower than 10 MHz), a silicon
signal diode, such as a 1N4148, can be used. The cathodes of the
two diodes are connected together, and this output node is
connected to ground by a 100 Ω resistor.
+5V
When running the circuit at a frequency up to 300 MHz, though it
stays functional, the major harmonic that remains in the output
is the second. This looks like a sine wave at 600 MHz. Figure 83 is
an oscilloscope plot of the output when driven by a 100 MHz,
2.5 V p-p input.
R
348Ω
F1
R
G1
348Ω
V
IN
R
T1
49.9Ω
R
24.9Ω
R
348Ω
T2
G2
HP2835
Sometimes a second harmonic generator is useful for creating a
clock to oversample a DAC by a factor of two. If the output of
this circuit is run through a low-pass filter, it can be used as a
second harmonic generator.
R
V
OUT
F2
R
100Ω
348Ω
L
+5V
10kΩ
–5V
CR1
Figure 82. Full-Wave Rectifier
1V
Operate the diodes such that they are slightly forward-biased
when the differential output voltage is zero. For the Schottky
diodes, this is approximately 400 mV. The forward biasing is
conveniently adjusted by CR1, which, in this circuit, raises and
lowers VOUT, cm without creating a differential output voltage.
One advantage of this circuit is that the feedback loop is never
momentarily opened while the diodes reverse their polarity within
the loop. This scheme is sometimes used for full-wave rectifiers
that use conventional op amps. These conventional circuits do
not work well at frequencies above approximately 1 MHz.
100mV
2ns
Figure 83. Full-Wave Rectifier Response with 100 MHz Input
AUTOMOTIVE PRODUCTS
The AD8132W is qualified per the AEC-Q100 for use in
automotive applications. Custom variants of this product may
be available to meet stringent automotive performance and
quality requirements.
Rev. I | Page 29 of 32
AD8132
OUTLINE DIMENSIONS
5.00 (0.1968)
4.80 (0.1890)
8
1
5
4
6.20 (0.2441)
5.80 (0.2284)
4.00 (0.1574)
3.80 (0.1497)
0.50 (0.0196)
0.25 (0.0099)
1.27 (0.0500)
BSC
45°
1.75 (0.0688)
1.35 (0.0532)
0.25 (0.0098)
0.10 (0.0040)
8°
0°
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
1.27 (0.0500)
0.40 (0.0157)
0.25 (0.0098)
0.17 (0.0067)
SEATING
PLANE
COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 84. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)
3.20
3.00
2.80
8
1
5
4
5.15
4.90
4.65
3.20
3.00
2.80
PIN 1
IDENTIFIER
0.65 BSC
0.95
0.85
0.75
15° MAX
1.10 MAX
0.70
0.55
0.40
0.15
0.05
0.23
0.13
6°
0°
0.40
0.25
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 85. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters
ORDERING GUIDE
Model
Temperature Range Package Description
Package Option Branding Ordering Quantity
AD8132AR
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
8-Lead SOIC_N
8-Lead SOIC_N, 13" Tape and Reel R-8
8-Lead SOIC_N, 7" Tape and Reel
8-Lead SOIC_N
8-Lead SOIC_N, 13" Tape and Reel R-8
8-Lead SOIC_N, 7" Tape and Reel
8-Lead MSOP
8-Lead MSOP, 13" Tape and Reel
8-Lead MSOP, 7" Tape and Reel
8-Lead MSOP
8-Lead MSOP, 13" Tape and Reel
8-Lead MSOP, 7" Tape and Reel
8-Lead MSOP, 7" Tape and Reel
R-8
AD8132AR-REEL
AD8132AR-REEL7
AD8132ARZ1
AD8132ARZ-RL1
AD8132ARZ-R71
AD8132ARM
AD8132ARM-REEL
AD8132ARM-REEL7
AD8132ARMZ1
AD8132ARMZ-REEL1
AD8132ARMZ-REEL71 −40°C to +125°C
AD8132WARMZ-R71, 2 −40°C to +125°C
2,500
1,000
R-8
R-8
2,500
1,000
R-8
RM-8
RM-8
RM-8
RM-8
RM-8
RM-8
RM-8
HMA
HMA
HMA
HMA#
HMA#
HMA#
H14
3,000
1,000
3,000
1,000
1,000
1 Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked.
2 Automotive qualified product.
Rev. I | Page 30 of 32
AD8132
NOTES
Rev. I | Page 31 of 32
AD8132
NOTES
©2000–2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D01035–0–9/09(I)
Rev. I | Page 32 of 32
相关型号：
©2020 ICPDF网 联系我们和版权申明