ADA494 [ADI]

16-Bit, 1 MSPS PulSAR ADC in MSOP QFN; 16位, 1 MSPS的PulSAR ADC ,采用MSOP QFN
ADA494
型号: ADA494
厂家: ADI    ADI
描述:

16-Bit, 1 MSPS PulSAR ADC in MSOP QFN
16位, 1 MSPS的PulSAR ADC ,采用MSOP QFN

文件: 总12页 (文件大小:292K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
16-Bit, 1 MSPS PulSAR ADC in MSOP/QFN  
AD7980-EP  
APPLICATION DIAGRAM EXAMPLE  
FEATURES  
2.5V TO 5V  
2.5V  
16-bit resolution with no missing codes  
Throughput: 1 MSPS  
Low power dissipation: 7.0 mW @ 1 MSPS, 70 µW @ 10 kSPS  
INL: 1.5 LSB typical, 1.25 LSB maximum  
SINAD: 91.5 dB @ 10 kHz  
VIO  
SDI  
1.8V TO 5.0V  
REF VDD  
0 TO VREF  
IN+  
IN–  
SCK  
SDO  
CNV  
AD7980-EP  
3- OR 4-WIRE INTERFACE  
(SPI, DAISY CHAIN, CS)  
THD: −114 dB @ 10 kHz  
Pseudo differential analog input range  
0 V to VREF with VREF between 2.5 V to 5.5 V  
Any input range and easy to drive with the ADA4841  
No pipeline delay  
GND  
Figure 1.  
GENERAL DESCRIPTION  
Single-supply 2.5 V operation with 1.8 V/2.5 V/3 V/5 V  
logic interface  
The AD7980-EP is a 16-bit, successive approximation, analog-  
to-digital converter (ADC) that operates from a single power  
supply, VDD. It contains a low power, high speed, 16-bit  
sampling ADC and a versatile serial interface port. On the CNV  
rising edge, it samples an analog input IN+ between 0 V to REF  
with respect to a ground sense IN−. The reference voltage, REF,  
is applied externally and can be set independent of the supply  
voltage, VDD. Its power scales linearly with throughput.  
Serial interface SPI-/QSPI™-/MICROWIRE™-/DSP-compatible  
Daisy-chain multiple ADCs and busy indicator  
Supports defense and aerospace applications (AQEC)  
Controlled manufacturing baseline  
One assembly/test site  
One fabrication site  
Enhanced product change notification  
Qualification data available on request  
10-lead MSOP  
The SPI-compatible serial interface also features the ability,  
using the SDI input, to daisy-chain several ADCs on a single,  
3-wire bus and provides an optional busy indicator. It is  
compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate  
supply VIO.  
Military temperature range: −55°C to +125°C  
APPLICATIONS  
Battery-powered equipment  
Communications  
ATE  
Data acquisitions  
Medical instruments  
The AD7980-EP is housed in a 10-lead MSOP with operation  
specified from −55°C to +125°C.  
Table 1. MSOP, QFN (LFCSP) 14-/16-/18-Bit PulSAR® ADC  
Type  
100 kSPS  
250 kSPS  
400 kSPS to 500 kSPS  
1000 kSPS  
ADC Driver  
ADA4941  
ADA4841  
ADA4941  
ADA4841  
18-Bit  
AD76911  
AD76901  
AD79821  
16-Bit  
AD7680  
AD7683  
AD7684  
AD7940  
AD76851  
AD76871  
AD7694  
AD79421  
AD76861  
AD76881  
AD76931  
AD79461  
AD79801  
14-Bit  
1 Pin-for-pin compatible.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rightsof third parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks andregisteredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2010 Analog Devices, Inc. All rights reserved.  
 
 
 
 
AD7980-EP  
TABLE OF CONTENTS  
Features .............................................................................................. 1  
Absolute Maximum Ratings ............................................................6  
ESD Caution...................................................................................6  
Pin Configurations and Function Descriptions............................7  
Typical Performance Characteristics ..............................................8  
Outline Dimensions....................................................................... 12  
Ordering Guide .......................................................................... 12  
Applications....................................................................................... 1  
Application Diagram Example........................................................ 1  
General Description ......................................................................... 1  
Revision History ............................................................................... 2  
Specifications..................................................................................... 3  
Timing Specifications....................................................................... 5  
REVISION HISTORY  
9/10 —Revision 0: Initial Version  
Rev. 0 | Page 2 of 12  
 
AD7980-EP  
SPECIFICATIONS  
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, VREF = 5 V, TA = –55°C to +125°C, unless otherwise noted.  
Table 2.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
RESOLUTION  
16  
Bits  
ANALOG INPUT  
Voltage Range  
Absolute Input Voltage  
IN+ − IN−  
IN+  
IN−  
0
−0.1  
−0.1  
VREF  
VREF + 0.1  
+0.1  
V
V
V
Analog Input CMRR  
Leakage Current @ 25°C  
ACCURACY  
fIN = 100 kHz  
Acquisition phase  
60  
1
dB  
nA  
No Missing Codes  
Differential Linearity Error  
16  
−0.9  
Bits  
REF = 5 V  
REF = 2.5 V  
REF = 5 V  
REF = 2.5 V  
REF = 5 V  
REF = 2.5 V  
0.4  
0.55  
0.6  
0.65  
0.6  
1.0  
2
0.35  
0.08  
0.54  
0.1  
+0.9  
+1.5  
LSB1  
LSB1  
LSB1  
LSB1  
LSB1  
LSB1  
LSB1  
ppm/°C  
mV  
Integral Linearity Error  
Transition Noise  
−1.5  
2
Gain Error, TMIN to TMAX  
Gain Error Temperature Drift  
Zero Error, TMIN to TMAX  
Zero Temperature Drift  
Power Supply Sensitivity  
2
−0.62  
0
+0.62  
ppm/°C  
LSB1  
VDD = 2.5 V ± 5%  
THROUGHPUT  
Conversion Rate  
VIO ≥ 2.3 V up to 85°C, VIO ≥  
3.3 V above 85°C up to 125°C  
Full-scale step  
1
MSPS  
ns  
Transient Response  
AC ACCURACY  
290  
Dynamic Range  
VREF = 5 V  
VREF = 2.5 V  
fO = 10 kSPS  
fIN = 10 kHz, VREF = 5 V  
fIN = 10 kHz, VREF = 2.5 V  
fIN = 10 kHz  
fIN = 10 kHz  
fIN = 10 kHz, VREF = 5 V  
fIN = 10 kHz, VREF = 2.5 V  
92  
87  
111  
91  
86.5  
−110  
−114  
91.5  
87.0  
dB3  
dB3  
dB3  
dB3  
dB3  
dB3  
dB3  
dB3  
dB3  
Oversampled Dynamic Range  
Signal-to-Noise Ratio, SNR  
Spurious-Free Dynamic Range, SFDR  
Total Harmonic Distortion, THD  
Signal-to-(Noise + Distortion), SINAD  
1 LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 µV.  
2 These specifications include full temperature range variation, but not the error contribution from the external reference.  
3 All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.  
Rev. 0 | Page 3 of 12  
 
AD7980-EP  
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, VREF = 5 V, TA = –55°C to +125°C, unless otherwise noted.  
Table 3.  
Parameter  
REFERENCE  
Voltage Range  
Load Current  
SAMPLING DYNAMICS  
−3 dB Input Bandwidth  
Aperture Delay  
DIGITAL INPUTS  
Logic Levels  
VIL  
Conditions  
Min  
Typ  
Max  
Unit  
2.4  
5.1  
V
µA  
1 MSPS, REF = 5 V  
VDD = 2.5 V  
330  
10  
2.0  
MHz  
ns  
VIO > 3V  
VIO > 3V  
VIO ≤ 3V  
VIO ≤ 3V  
–0.3  
0.7 × VIO  
–0.3  
0.9 × VIO  
−1  
−1  
0.3 × VIO  
VIO + 0.3  
0.1 × VIO  
VIO + 0.3  
+1  
V
V
VIH  
VIL  
VIH  
IIL  
µA  
µA  
µA  
IIH  
+1  
DIGITAL OUTPUTS  
Data Format  
Pipeline Delay  
Serial 16 bits straight binary  
Conversion results available immediately  
after completed conversion  
VOL  
VOH  
ISINK = 500 µA  
ISOURCE = −500 µA  
0.4  
V
V
VIO − 0.3  
POWER SUPPLIES  
VDD  
VIO  
2.375  
2.3  
2.5  
2.625  
5.5  
V
V
Specified performance  
VIO Range  
Standby Current1, 2  
Power Dissipation  
1.8  
5.5  
V
nA  
µW  
mW  
VDD and VIO = 2.5 V, 25°C  
10 kSPS throughput  
1 MSPS throughput  
0.35  
70  
7.0  
7.0  
10  
Energy per Conversion  
TEMPERATURE RANGE  
Specified Performance  
nJ/sample  
TMIN to TMAX  
−55  
+125  
°C  
1 With all digital inputs forced to VIO or GND as required.  
2 During the acquisition phase.  
Rev. 0 | Page 4 of 12  
 
AD7980-EP  
TIMING SPECIFICATIONS  
−55°C to +125°C, VDD = 2.37 V to 2.63 V, VIO = 3.3 V to 5.5 V, unless otherwise stated. See Figure 2 and Figure 3 for load conditions.  
Table 4.  
Parameter  
Symbol  
tCONV  
tACQ  
tCYC  
tCNVH  
tSCK  
Min  
500  
290  
1000  
10  
Typ  
Max  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Conversion Time: CNV Rising Edge to Data Available  
Acquisition Time  
Time Between Conversions  
710  
CNV Pulse Width (CS Mode)  
SCK Period (CS Mode)  
VIO Above 4.5 V  
VIO Above 3 V  
VIO Above 2.7 V  
VIO Above 2.3 V  
SCK Period (Chain Mode)  
VIO Above 4.5 V  
VIO Above 3 V  
VIO Above 2.7 V  
VIO Above 2.3 V  
SCK Low Time  
SCK High Time  
SCK Falling Edge to Data Remains Valid  
SCK Falling Edge to Data Valid Delay  
VIO Above 4.5 V  
VIO Above 3 V  
VIO Above 2.7 V  
10.5  
12  
13  
15  
tSCK  
11.5  
13  
14  
16  
4.5  
4.5  
3
tSCKL  
tSCKH  
tHSDO  
tDSDO  
9.5  
11  
12  
14  
ns  
ns  
ns  
ns  
VIO Above 2.3 V  
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)  
VIO Above 3 V  
VIO Above 2.3 V  
tEN  
10  
15  
20  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)  
SDI Valid Setup Time from CNV Rising Edge  
SDI Valid Hold Time from CNV Rising Edge (CS Mode)  
SDI Valid Hold Time from CNV Rising Edge (Chain Mode)  
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)  
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)  
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)  
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)  
SDI High to SDO High (Chain Mode with Busy Indicator)  
tDIS  
tSSDICNV  
tHSDICNV  
tHSDICNV  
tSSCKCNV  
tHSCKCNV  
tSSDISCK  
tHSDISCK  
tDSDOSDI  
5
2
0
5
5
2
3
15  
1
Y% VIO  
500µA  
I
OL  
1
X% VIO  
tDELAY  
tDELAY  
2
2
V
V
V
IH  
IH  
1.4V  
TO SDO  
2
2
V
IL  
IL  
C
L
20pF  
1
2
FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V X = 70, AND Y = 30.  
MINIMUM V AND MAXIMUM V USED. SEE DIGITAL INPUTS  
500µA  
I
OH  
IH  
IL  
SPECIFICATIONS IN TABLE 3.  
Figure 2. Load Circuit for Digital Interface Timing  
Figure 3. Voltage Levels for Timing  
Rev. 0 | Page 5 of 12  
 
 
 
AD7980-EP  
ABSOLUTE MAXIMUM RATINGS  
Table 5.  
Stresses above those listed under Absolute Maximum Ratings  
may cause permanent damage to the device. This is a stress  
rating only; functional operation of the device at these or any  
other conditions above those indicated in the operational  
section of this specification is not implied. Exposure to absolute  
maximum rating conditions for extended periods may affect  
device reliability.  
Parameter  
Rating  
Analog Inputs  
IN+, IN− to GND  
Supply Voltage  
REF, VIO to GND  
VDD to GND  
VDD to VIO  
−0.3 V to VREF + 0.3 V or 130 ꢀA  
−0.3 V to +6 V  
−0.3 V to +3 V  
+3 V to −6 V  
Digital Inputs to GND  
Digital Outputs to GND  
Storage Teꢀperature Range  
Junction Teꢀperature  
−0.3 V to VIO + 0.3 V  
−0.3 V to VIO + 0.3 V  
−65°C to +150°C  
150°C  
ESD CAUTION  
θJA Therꢀal Iꢀpedance  
(10-Lead MSOP)  
200°C/W  
θJC Therꢀal Iꢀpedance  
(10-Lead MSOP)  
44°C/W  
Lead Teꢀperature  
Vapor Phase (60 sec)  
Infrared (15 sec)  
215°C  
220°C  
Rev. 0 | Page 6 of 12  
 
 
AD7980-EP  
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  
REF  
VDD  
IN+  
1
2
3
4
5
10 VIO  
9
8
7
6
SDI  
AD7980-EP  
SCK  
SDO  
CNV  
TOP VIEW  
(Not to Scale)  
IN–  
GND  
Figure 4. 10-Lead MSOP Pin Configuration  
Table 6. Pin Function Descriptions  
Pin No.  
Mnemonic  
REF  
VDD  
IN+  
1
2
3
4
5
6
7
8
9
10  
IN−  
GND  
CNV  
SDO  
SCK  
SDI  
VIO  
Rev. 0 | Page 7 of 12  
AD7980-EP  
TYPICAL PERFORMANCE CHARACTERISTICS  
VDD = 2.5 V, VREF = 5.0 V, VIO = 3.3 V, unless otherwise noted.  
1.25  
1.00  
0.75  
0.50  
0.25  
0
POSITIVE INL: +0.33 LSB  
NEGATIVE INL: –0.39 LSB  
POSITIVE INL: +0.18 LSB  
NEGATIVE INL: –0.21 LSB  
1.00  
0.75  
0.50  
0.25  
0
–0.25  
–0.50  
–0.75  
–1.00  
–1.25  
–0.25  
–0.50  
–0.75  
–1.00  
0
16384  
32768  
CODE  
49152  
65536  
0
16384  
32768  
CODE  
49152  
65536  
Figure 5. Integral Nonlinearity vs. Code, REF = 5 V  
Figure 8. Differential Nonlinearity vs. Code, REF = 5 V  
1.25  
1.00  
0.75  
0.50  
0.25  
0
1.00  
0.75  
0.50  
0.25  
0
POSITIVE INL: +0.47 LSB  
NEGATIVE INL: –0.26 LSB  
POSITIVE INL: +0.25 LSB  
NEGATIVE INL: –0.22 LSB  
–0.25  
–0.50  
–0.75  
–1.00  
–1.25  
–0.25  
–0.50  
–0.75  
–1.00  
0
16384  
32768  
CODE  
49152  
65536  
0
16384  
32768  
CODE  
49152  
65536  
Figure 6. Integral Nonlinearity vs. Code, REF = 2.5 V  
Figure 9. Differential Nonlinearity vs. Code, REF = 2.5 V  
0
0
fS = 1 MSPS  
fS = 1 MSPS  
fIN = 10kHz  
fIN = 10kHz  
–20  
–40  
–20  
–40  
SNR = 91.27dB  
THD = –114.63dB  
SFDR = 110.10dB  
SINAD = 91.25dB  
SNR = 86.8dB  
THD = –111.4dB  
SFDR = 105.9dB  
SINAD = 86.8dB  
–60  
–60  
–80  
–80  
–100  
–120  
–140  
–160  
–180  
–100  
–120  
–140  
–160  
–180  
0
100  
200  
300  
400  
500  
0
100  
200  
300  
400  
500  
FREQUENCY (kHz)  
FREQUENCY (kHz)  
Figure 7. FFT Plot, REF = 5 V  
Figure 10. FFT Plot, REF = 2.5 V  
Rev. 0 | Page 8 of 12  
 
AD7980-EP  
180k  
160k  
140k  
120k  
100k  
80k  
60k  
40k  
20k  
0
60k  
50k  
40k  
30k  
20k  
10k  
0
168591  
52212  
32417  
31340  
52710  
38751  
7225  
6807  
539  
502  
1201  
16  
14  
27  
829 33  
0
0
0
0
0
0
2
0
0
0
8003 8004 8005 8006 8007 8008 8009 800A 800B 800C 800D 800E 800F  
7FFA 7FFB 7FFC 7FFD 7FFE 7FFF 8000 8001 8002 8003 8004 8005 8006  
CODE IN HEX  
CODE IN HEX  
Figure 14. Histogram of a DC Input at the Code Center, REF = 2.5 V  
Figure 11. Histogram of a DC Input at the Code Center, REF = 5 V  
95  
94  
93  
92  
91  
90  
89  
88  
87  
86  
85  
70k  
59691  
59404  
60k  
50k  
40k  
30k  
20k  
10k  
6295  
5428  
150  
0
93  
0
2
3
0
–10  
–9  
–8  
–7  
–6  
–5  
–4  
–3  
–2  
–1  
0
7FFF 8000 8001 8002 8003 8004 8005 8006 8007 8008  
CODE IN HEX  
INPUT LEVEL (dB OF FULL SCALE)  
Figure 15. SNR vs. Input Level  
Figure 12. Histogram of a DC Input at the Code Transition, REF = 5 V  
–95  
–100  
–105  
–110  
–115  
–120  
–125  
115  
100  
95  
90  
85  
80  
16  
15  
14  
13  
12  
SNR  
SINAD  
ENOB  
110  
105  
100  
95  
SFDR  
THD  
90  
85  
5.25  
2.25  
2.75  
3.25  
3.75  
4.25  
4.75  
2.25  
2.75  
3.25  
3.75  
4.25  
4.75  
5.25  
REFERENCE VOLTAGE (V)  
REFERENCE VOLTAGE (V)  
Figure 16. THD, SFDR vs. Reference Voltage  
Figure 13. SNR, SINAD, and ENOB vs. Reference Voltage  
Rev. 0 | Page 9 of 12  
AD7980-EP  
100  
–85  
–90  
95  
90  
85  
–95  
–100  
–105  
–110  
–115  
–120  
–125  
80  
10  
100  
1000  
10  
100  
1000  
FREQUENCY (kHz)  
FREQUENCY (kHz)  
Figure 17. SINAD vs. Frequency  
Figure 20. THD vs. Frequency  
95  
93  
91  
89  
87  
85  
–110  
–112  
–114  
–116  
–118  
–120  
–55  
–35  
–15  
5
25  
45  
65  
85  
105  
125  
–55  
–35  
–15  
5
25  
45  
65  
85  
105  
125  
TEMPERATURE (°C)  
TEMPERATURE (°C)  
Figure 21. THD vs. Temperature  
Figure 18. SNR vs. Temperature  
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
I
VDD  
I
VDD  
I
I
REF  
REF  
I
VIO  
I
VIO  
–55  
–35  
–15  
5
25  
45  
65  
85  
105  
125  
2.375  
2.425  
2.475  
2.525  
2.575  
2.625  
TEMPERATURE (°C)  
VDD VOLTAGE (V)  
Figure 22. Operating Currents vs. Temperature  
Figure 19. Operating Currents vs. Supply  
Rev. 0 | Page 10 of 12  
AD7980-EP  
8
7
6
5
4
3
2
1
I
+ I  
VIO  
VDD  
0
–55  
–35  
–15  
5
25  
45  
65  
85  
105  
125  
TEMPERATURE (°C)  
Figure 23. Power-Down Currents vs. Temperature  
Rev. 0 | Page 11 of 12  
AD7980-EP  
OUTLINE DIMENSIONS  
3.10  
3.00  
2.90  
10  
1
6
5
5.15  
4.90  
4.65  
3.10  
3.00  
2.90  
PIN 1  
IDENTIFIER  
0.50 BSC  
0.95  
0.85  
0.75  
15° MAX  
1.10 MAX  
0.70  
0.55  
0.40  
0.15  
0.05  
0.23  
0.13  
6°  
0°  
0.30  
0.15  
COPLANARITY  
0.10  
COMPLIANT TO JEDEC STANDARDS MO-187-BA  
Figure 24.10-Lead Mini Small Outline Package [MSOP]  
(RM-10)  
Dimensions shown in millimeters  
ORDERING GUIDE  
Integral  
Nonlinearity  
Ordering  
Quantity  
Package  
Option  
Model  
AD7980SRMZ-EP-RL71  
Temperature Range  
Package Description  
Branding  
1.5 LSB max  
−55°C to +125°C  
Reel, 1,000  
10-Lead MSOP  
RM-10  
C78  
1 Z = RoHS Compliant Part.  
©2010 Analog Devices, Inc. All rights reserved. Trademarks and  
registered trademarks are the property of their respective owners.  
D09304-0-9/10(0)  
Rev. 0 | Page 12 of 12  
 
 
 

相关型号:

ADA4940-1

Ultralow Power, Low Distortion
ADI

ADA4940-1ACP-EBZ

Ultralow Power, Low Distortion
ADI

ADA4940-1ACPZ

OP-AMP, 350uV OFFSET-MAX, QCC16
ADI

ADA4940-1ACPZ-R2

Ultralow Power, Low Distortion
ADI

ADA4940-1ACPZ-R7

Ultralow Power, Low Distortion
ADI

ADA4940-1ACPZ-RL

Ultralow Power, Low Distortion
ADI

ADA4940-1AR-EBZ

Ultralow Power, Low Distortion
ADI

ADA4940-1ARDZ-RL

IC OP-AMP, PDSO8, ROHS COMPLIANT, MS-012AA, SOIC-8, Operational Amplifier
ADI

ADA4940-1ARZ

Ultralow Power, Low Distortion
ADI

ADA4940-1ARZ-R7

Ultralow Power, Low Distortion
ADI

ADA4940-1ARZ-RL

Ultralow Power, Low Distortion
ADI

ADA4940-1_16

Ultralow Power, Low Distortion, Fully Differential ADC Drivers
ADI