APT5024BVR_04 [ADPOW]
POWER MOS V; 功率MOS V型号: | APT5024BVR_04 |
厂家: | ADVANCED POWER TECHNOLOGY |
描述: | POWER MOS V |
文件: | 总4页 (文件大小:114K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
APT5024BVR
APT5024SVR
500V 22A 0.240Ω
BVR
POWER MOS V®
D3PAK
TO-247
Power MOS V® is a new generation of high voltage N-Channel enhancement
mode power MOSFETs. This new technology minimizes the JFET effect,
increases packing density and reduces the on-resistance. Power MOS V®
also achieves faster switching speeds through optimized gate layout.
SVR
• Faster Switching
• Lower Leakage
• Avalanche Energy Rated
D
S
• TO-247 or Surface Mount D3PAK Package
G
MAXIMUM RATINGS
Symbol Parameter
All Ratings: T = 25°C unless otherwise specified.
C
APT5024BVR_SVR
UNIT
VDSS
ID
Drain-Source Voltage
500
22
Volts
Continuous Drain Current @ TC = 25°C
Amps
Volts
1
IDM
Pulsed Drain Current
88
VGS
VGSM
Gate-Source Voltage Continuous
Gate-Source Voltage Transient
±30
±40
Total Power Dissipation @ TC = 25°C
Linear Derating Factor
280
Watts
W/°C
PD
2.24
-55 to 150
300
TJ,TSTG
TL
Operating and Storage Junction Temperature Range
°C
Amps
mJ
Lead Temperature: 0.063" from Case for 10 Sec.
1
IAR
Avalanche Current
(Repetitive and Non-Repetitive)
22
1
EAR
EAS
30
Repetitive Avalanche Energy
Single Pulse Avalanche Energy
4
1210
STATIC ELECTRICAL CHARACTERISTICS
Symbol Characteristic / Test Conditions
MIN
TYP
MAX
UNIT
BVDSS
ID(on)
Drain-Source Breakdown Voltage (VGS = 0V, ID = 250µA)
Volts
500
22
2
On State Drain Current
(VDS > ID(on) x RDS(on) Max, VGS = 10V)
Amps
2
RDS(on)
Drain-Source On-State Resistance
(VGS = 10V, 0.5 ID[Cont.])
Ohms
µA
0.24
25
Zero Gate Voltage Drain Current (VDS = VDSS, VGS = 0V)
IDSS
Zero Gate Voltage Drain Current (VDS = 0.8 VDSS, VGS = 0V, TC = 125°C)
Gate-Source Leakage Current (VGS = ±30V, VDS = 0V)
Gate Threshold Voltage (VDS = VGS, ID = 1.0mA)
250
±100
4
IGSS
nA
VGS(th)
Volts
2
CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.
APT Website - http://www.advancedpower.com
DYNAMIC CHARACTERISTICS
Symbol Characteristic
APT5024BVR_SVR
Test Conditions
MIN
TYP
MAX
UNIT
Ciss
Coss
Crss
Qg
Input Capacitance
3600
470
180
140
22
4320
660
270
210
35
VGS = 0V
VDS = 25V
f = 1 MHz
Output Capacitance
pF
Reverse Transfer Capacitance
3
VGS = 10V
Total Gate Charge
Qgs
Qgd
VDD = 0.5 VDSS
Gate-Source Charge
Gate-Drain ("Miller") Charge
Turn-on Delay Time
Rise Time
nC
ns
ID = ID[Cont.] @ 25°C
65
95
td(on)
tr
td(off)
tf
VGS = 15V
11
22
V
DD = 0.5 VDSS
10
20
ID = ID[Cont.] @ 25°C
Turn-off Delay Time
Fall Time
50
75
RG = 1.6Ω
7
14
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS
Symbol Characteristic / Test Conditions
MIN
TYP
MAX
22
UNIT
IS
Continuous Source Current (Body Diode)
Amps
1
ISM
VSD
t rr
Pulsed Source Current
Diode Forward Voltage
(Body Diode)
88
2
(VGS = 0V, IS = -ID[Cont.]
)
1.3
Volts
ns
Reverse Recovery Time (IS = -ID[Cont.], dlS/dt = 100A/µs)
Reverse Recovery Charge (IS = -ID[Cont.], dlS/dt = 100A/µs)
415
6.6
Q rr
µC
THERMAL CHARACTERISTICS
Symbol Characteristic
MIN
TYP
MAX
0.45
40
UNIT
RθJC
RθJA
Junction to Case
°C/W
Junction to Ambient
1
2
3
4
Repetitive Rating: Pulse width limited by maximum junction
temperature.
Pulse Test: Pulse width < 380 µS, Duty Cycle < 2%
See MIL-STD-750 Method 3471
Starting T = +25°C, L = 5.00mH, R = 25Ω, Peak I = 22A
j
G
L
APT Reserves the right to change, without notice, the specifications and information contained herein.
0.5
D=0.5
0.2
0.1
0.1
0.05
0.05
Note:
0.02
0.01
0.01
t
1
0.005
SINGLE PULSE
t
2
t
1
Duty Factor D =
Peak T = P x Z
/
t
2
+ T
J
DM θJC
C
0.001
10-5
10-4
10-3
10-2
10-1
1.0
10
RECTANGULAR PULSE DURATION (SECONDS)
FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION
APT5024BVR_SVR
50
40
30
20
10
0
50
40
30
20
10
0
V
=7V, 10V & 15V
GS
6V
V
=15V
GS
6V
V
=7V & 10V
GS
5.5V
4.5V
5.5V
5V
4V
5V
4.5V
4V
0
V
50
100
150
200
250
0
V
2
4
6
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
DS
8
10
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
DS
FIGURE 2, TYPICAL OUTPUT CHARACTERISTICS
FIGURE 3, TYPICAL OUTPUT CHARACTERISTICS
1.8
50
T
= -55°C
J
NORMALIZED TO
V
= 10V
@
0.5 I [Cont.]
GS
D
V
> I (ON) x
R
(ON)MAX.
DS
D
DS
250µSEC. PULSE TEST
@ <0.5 % DUTY CYCLE
40
30
20
10
0
1.6
1.4
1.2
1.0
0.8
V
=10V
GS
V
=20V
GS
T
= +125°C
= +25°C
J
T
= -55°C
T
J
J
0
V
2
4
6
8
0
20
40
60
80
, GATE-TO-SOURCE VOLTAGE (VOLTS)
I , DRAIN CURRENT (AMPERES)
GS
D
FIGURE 4, TYPICAL TRANSFER CHARACTERISTICS
FIGURE 5, R (ON) vs DRAIN CURRENT
DS
25
1.20
1.15
1.10
1.05
1.00
0.95
0.90
20
15
10
5
0
25
50
75
100
125
150
-50 -25
0
25 50 75 100 125 150
T , CASE TEMPERATURE (°C)
T , JUNCTION TEMPERATURE (°C)
C
J
FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE
FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE
2.5
1.2
I
= 0.5 I [Cont.]
D
D
V
= 10V
GS
1.1
1.0
0.9
0.8
0.7
0.6
2.0
1.5
1.0
0.5
0.0
-50 -25
0
25 50
75 100 125 150
-50 -25
0
25 50 75 100 125 150
T , JUNCTION TEMPERATURE (°C)
T , CASE TEMPERATURE (°C)
J
C
FIGURE 8, ON-RESISTANCE vs. TEMPERATURE
FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE
APT5024BVR_SVR
100
50
10,000
5,000
10µS
OPERATION HERE
LIMITED BY R (ON)
100µS
DS
C
iss
10
5
1mS
C
oss
1,000
500
10mS
C
1
rss
100mS
DC
T
T
=+25°C
=+150°C
C
J
.5
SINGLE PULSE
100
.1
1
V
5
10
50 100
500
.01
V
.1
1
10
50
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
DS
DS
FIGURE 10, MAXIMUM SAFE OPERATING AREA
FIGURE 11, TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE
100
20
16
12
8
I
= I [Cont.]
D
D
T
=+150°C
T =+25°C
J
J
V
=100V
50
DS
=250V
V
DS
V
=400V
DS
10
5
4
1
0
0
50
g
100
150
200
250
300
0
V
0.4
0.8
1.2
1.6
2.0
Q , TOTAL GATE CHARGE (nC)
, SOURCE-TO-DRAIN VOLTAGE (VOLTS)
SD
FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE
FIGURE 13, TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE
D3PAK Package Outline (SVR)
TO-247 Package Outline (BVR)
4.69 (.185)
5.31 (.209)
15.49 (.610)
16.26 (.640)
4.98 (.196)
5.08 (.200)
1.49 (.059)
2.49 (.098)
15.95 (.628)
16.05 (.632)
13.41 (.528)
13.51 (.532)
1.04 (.041)
1.15 (.045)
1.47 (.058)
1.57 (.062)
5.38 (.212)
6.20 (.244)
6.15 (.242) BSC
20.80 (.819)
21.46 (.845)
11.51 (.453)
11.61 (.457)
13.79 (.543)
13.99 (.551)
3.50 (.138)
3.81 (.150)
0.46 (.018)
0.56 (.022)
1.27 (.050)
1.40 (.055)
2.87 (.113)
3.12 (.123)
4.50 (.177) Max.
0.020 (.001)
0.178 (.007)
2.40 (.094)
2.70 (.106)
1.98 (.078)
2.08 (.082)
1.65 (.065)
2.13 (.084)
2.67 (.105)
2.84 (.112)
(Base of Lead)
0.40 (.016)
0.79 (.031)
19.81 (.780)
20.32 (.800)
Heat Sink (Drain)
and Leads
are Plated
1.01 (.040)
1.40 (.055)
Gate
Drain
Source
1.22 (.048)
1.32 (.052)
5.45 (.215) BSC
{2 Plcs.}
Source
Drain
Gate
Dimensions in Millimeters (Inches)
APT’s products are covered by one or more of U.S.patents 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522
5,262,336 6,503,786 5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058 and foreign patents. US and Foreign patents pending. All Rights Reserved.
2.21 (.087)
2.59 (.102)
5.45 (.215) BSC
2-Plcs.
Dimensions in Millimeters and (Inches)
相关型号:
APT5024CLL
Power Field-Effect Transistor, 17A I(D), 500V, 0.27ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-254AA, HERMETIC SEALED, TO-254, 3 PIN
ADPOW
APT5024SFLL
Power MOS 7TM is a new generation of low loss, high voltage, N-Channel enhancement mode power MOSFETS.
ADPOW
APT5024SFLL
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, D3PAK-3
MICROSEMI
APT5024SFLLG
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, D3PAK-3
MICROSEMI
APT5024SLLG
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, ROHS COMPLIANT, D3PAK-3/2
MICROSEMI
APT5024SVFRG
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, D3PAK-3
MICROSEMI
APT5024SVR
Power MOS V is a new generation of high voltage N-Channel enhancement mode power MOSFETs.
ADPOW
APT5024SVR
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, D3PAK-3
MICROSEMI
APT5024SVRG
Power Field-Effect Transistor, 22A I(D), 500V, 0.24ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, D3PAK-3
MICROSEMI
©2020 ICPDF网 联系我们和版权申明