L9219A [AGERE]
Low-Cost Line Interface with Reverse Battery and Dual Current Limit; 与反向电池和双电流限制低成本线路接口型号: | L9219A |
厂家: | AGERE SYSTEMS |
描述: | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
文件: | 总30页 (文件大小:381K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Data Sheet
November 2001
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Features
Description
■ Basic forward/reverse battery SLIC functionality at
a low cost
This general-purpose electronic subscriber loop
interface circuit (SLIC) is optimized for low cost, while
still providing a satisfactory set of features. This part
is a pin-for-pin replacement for the Agere L9217 and
L9218 SLICs.
■ Pin compatible with Agere Systems Inc. L9217 and
L9218 SLICs
■ Low active power (typical 138 mW during on-hook
transmission)
The L9219 requires a 5 V power supply and single
battery to operate. This device offers forward and
reverse battery operation. The rate of battery rever-
sal may be ramped to meet international require-
ments. Additionally, a low-power scan mode, wherein
all circuitry except the off-hook supervision is shut
down to conserve power, is available.
■ Low-power scan mode for low-power, on-hook
power dissipation (52 mW typical)
■ Distortion-free, on-hook transmission
■ Convenient operating states:
— Forward active-low current limit
— Forward active-high current limit
— Reverse active-low current limit
— Reverse active-high current limit
— Low-power scan
The dc current limit may be programmed via a single
external resistor. Via the logic table, the current limit
may be increased a nominal 42% above the value
PROG
set by the I
resistor, giving the user a high-low
current limit option.
— Disconnect (high impedance)
Device overhead is fixed and is adequate for
3.14 dBm into 900 Ω of on-hook transmission.
■ Minimal external components required
Both the loop supervision and ring trip supervision
functions are offered with user-controlled thresholds
via external resistors.
■ Two gain options to optimize the codec interface
■ Adjustable supervision functions:
— Off-hook detector with hysteresis
— Ring trip detector
The L9219 is offered with a receive gain that is opti-
mized for interface to a first-generation type codec
(L9219A). It is also offered with a gain option that is
optimized for interface to a third- or fourth-generation
type codec (L9219G). In both cases, minimizing
external components required at this interface.
■ Logic controlled high and low current limit
■ Ramped rate of battery reversal
■ Thermal protection with thermal shutdown indica-
tion
Data control is via a parallel data control scheme.
The device is available in a 28-pin PLCC package. It
is built by using a 90 V complementary bipolar
(CBIC) process.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Table of Contents
Page Figures
Contents
Page
Figure 13. Loop Current vs. Loop Voltage.............. 19
Figure 14. Off-Hook Detection Circuit..................... 20
Figure 15. Ring Trip Equivalent Circuit
and Equivalent Application .................... 21
Figure 16. ac Equivalent Circuit.............................. 23
Figure 17. Interface Circuit Using First-
Features ......................................................................1
Description...................................................................1
Pin Information ............................................................4
Functional Description.................................................6
Absolute Maximum Ratings (at TA = 25 °C)................7
Recommended Operating Conditions .........................7
Electrical Characteristics .............................................8
Ring Trip Requirements..........................................12
Test Configurations ...................................................13
Applications ...............................................................15
dc Applications........................................................19
Battery Feed.........................................................19
Current Limit.........................................................19
Overhead Voltage ............................................... 19
Rate of Battery Reversal......................................20
Loop Range..........................................................20
Off-Hook Detection...............................................20
Ring Trip Detection ............................................. 21
Longitudinal Balance...............................................21
ac Design................................................................22
Codec Types........................................................22
ac Interface Network ............................................22
Receive Interface .................................................22
Example 1: Real Termination (First-
Generation Codec (±5 V Battery) .......... 26
Figure 18. Interface Circuit Using First-
Generation Codec (5 V Only Codec)..... 26
Tables
Page
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Pin Descriptions ..................................... 4
Input State Coding .................................. 6
Supervision Coding ................................ 6
Power Supply .......................................... 8
2-Wire Port .............................................. 9
Analog Pin Characteristics .................... 10
ac Feed Characteristics ........................ 11
Logic Inputs and Outputs ...................... 12
Parts List for Loop Start Application
Circuit Using T7504-Type Codec ......... 16
Table 10. 200 W + 680 W || 0.1 mF First-
Generation Codec Design Parameters . 17
Table 11. Parts List for Loop Start Application
Circuit Using T8536-Type Codec ......... 18
Table 12. FB1/FB2 Values vs. Typical Ramp
Time ...................................................... 20
Generation Codec)...............................................23
Example 2: Complex Termination (First-
Generation Codec)...............................................25
Power Derating .......................................................27
Pin-for-Pin Compatibility with L9217/L9218............27
PCB Layout Information ............................................27
Outline Diagram.........................................................28
28-Pin PLCC...........................................................28
Ordering Information..................................................29
Figures
Page
Figure 1. Functional Diagram...................................3
Figure 2. 28-Pin PLCC.............................................4
Figure 3. Ring Trip Circuits ....................................12
Figure 4. L9219 Basic Test Circuit.........................13
Figure 5. Metallic PSRR.........................................13
Figure 6. Longitudinal PSRR .................................13
Figure 7. Longitudinal Balance ..............................14
Figure 8. RFI Rejection..........................................14
Figure 9. Longitudinal Impedance..........................14
Figure 10. ac Gains..................................................14
Figure 11. Basic Loop Start Application
Circuit Using T7504-Type Codec............15
Figure 12. Basic Loop Start Application
Circuit Using T8536-Type Codec............17
2
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Description (continued)
POWER CONDITIONING AND REFERENCE
FORWARD AND REVERSE BATTERY
DCOUT
VTX
RECTIFIER
3
+
AX
–
= 41 V/A
β
TG
TXI
AAC
= 9.66
VITR
–
PT
PR
A = 1
β
+
TIP/RING
CURRENT
SENSE
–
+
RCVN
RCVP
A VERSION GAIN = 3.93
G VERSION GAIN = 1
+
A = –1
–
B0
B1
B2
BATTERY FEED
STATE CONTROL
LOOP CLOSURE DETECTOR
+
–
LCTH
THERMAL
SHUTDOWN
TSD
+
–
RTSP
RTSN
NSTAT
RING TRIP DETECTOR
12-3557 (F).c
Figure 1. Functional Diagram
Agere Systems Inc.
3
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Pin Information
4
3
2
1
28
27
26
5
25
24
23
22
21
20
19
VTX
RCVP
RCVN
6
TXI
7
VITR
NSTAT
NC
LCTH
DCOUT
VBAT
8
28-PIN PLCC
9
PR
10
11
RTSP
RTSN
CF2
12
13
14
15
16
17
18
12-3558 (F)
Figure 2. 28-Pin PLCC
Table 1. Pin Descriptions
PLCC Symbol Type
Description
PROG
I
1
I
Current-Limit Program Input. A resistor to DCOUT sets the dc current limit of the
device. The value of current limit set via this resistor may be increased via logic control
(see state table for additional detail).
2
3
FB2
—
—
Polarity Reversal Slowdown. Connect a capacitor to ground to control the rate of bat-
tery reversal.
FB1
Polarity Reversal Slowdown. Connect a capacitor to ground to control the rate of bat-
tery reversal.
CC
4
5
V
—
I
5 V Power Supply.
RCVP
Receive ac Signal Input (Noninverting). This high-impedance input controls the ac
differential voltage on tip and ring.
6
RCVN
I
Receive ac Signal Input (Inverting). This high-impedance input controls the ac differ-
ential voltage on tip and ring.
4
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Pin Information (continued)
Table 1. Pin Descriptions (continued)
PLCC Symbol Type
Description
7
LCTH
I
Loop Closure Threshold Input. Connect a resistor to DCOUT to set off-hook
threshold.
8
DCOUT
O
dc Output Voltage. This output is a voltage that is directly proportional to the abso-
lute value of the differential tip/ring current.
BAT
V
9
—
Battery Supply. Negative high-voltage power supply.
10
PR
I/O Protected Ring. The output of the ring driver amplifier and input to loop sensing cir-
cuitry. Connect to the loop through overvoltage protection.
11
12
13
CF2
CF1
B2
—
—
I
Filter Capacitor 2. Connect a 0.1 µF capacitor from this pin to AGND.
Filter Capacitor 1. Connect a 0.47 µF capacitor from this pin to pin CF2.
State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2.
Pin B2 has internal pull-down.
14
15
B1
B0
I
I
State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2.
Pin B1 has internal pull-down.
State Control Input. B0, B1, and B2 determine the state of the SLIC. See Table 2.
Pin B0 has internal pull-down.
16
17
18
AGND
BGND
PT
—
—
Analog Signal Ground.
Battery Ground. Ground return for the battery supply.
I/O Protected Tip. The output of the tip driver amplifier and input to loop sensing cir-
cuitry. Connect to loop through overvoltage protection.
19
20
RTSN
RTSP
I
I
Ring Trip Sense Negative. Connect this pin to the ringing generator signal through a
high-value resistor.
Ring Trip Sense Positive. Connect this pin to the ring relay and the ringer series
resistor through a high-value resistor.
21
22
NC
—
O
No Connect.
NSTAT
Ring Trip Detector Output/Loop Detector Output. When low, this logic output indi-
cates that ringing is tripped or that an off-hook condition exists.
23
VITR
O
ac Output Voltage. The voltage at this point is directly proportional to the differential
tip/ring current.
24
25
TXI
I
ac/dc Separation. Connect a 0.1 µF capacitor from this point to VTX.
VTX
O
ac and dc Output Voltage. This output is a voltage that is directly proportional to the
differential tip/ring current.
26
27
28
TG
TSD
NC
—
O
Transmit Gain. Connect an 8.06 kΩ from TG to VTX to set the transmit gain of the
SLIC.
Thermal Shutdown. When high, this logic output indicates the device is in thermal
shutdown.
—
No Connect.
Agere Systems Inc.
5
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Functional Description
Table 2. Input State Coding
B0 B1 B2
State/Definition
1
1
1
1
0
1
1
1
0
Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to
PROG
PR. On-hook transmission is enabled. Current limit is set per R
resistor.
Powerup, Reverse Battery. Normal talk and battery feed state. Pin PT is negative with respect
PROG
to PR. On-hook transmission is enabled. Current limit is set per R
resistor.
Powerup, Forward Battery, High Current Limit. Normal talk and battery feed state. Pin PT is
positive with respect to PR. On-hook transmission is enabled. Current limit is a nominal 1.4 times
PROG
higher than setting per R
resistor.
1
0
0
Powerup, Reverse Battery, High Current Limit. Normal talk and battery feed state. Pin PT is
negative with respect to PR. On-hook transmission is enabled. Current limit is a nominal 1.4 times
PROG
higher than setting per R
resistor.
0
0
0
0
1
0
0
1
1
1
0
0
Low-Power Scan. Except for off-hook detection, all circuits are shut down to conserve power. Pin
PT is positive with respect to pin PR. On-hook transmission is disabled.
Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance
state (>100 kΩ). Supervision outputs read on hook. Device will power up in this state.
Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance
state (>100 kΩ). Supervision outputs read on hook. Device will power up in this state.
Low-Power Scan. Except for off-hook suppression, all circuits are shut down to conserve power.
Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
Table 3. Supervision Coding
NSTAT
TSD
0 = off-hook or ring trip.
0 = Normal device operation.
1 = on-hook and no ring trip.
1 = Device is in thermal shutdown.
6
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
A
Absolute Maximum Ratings (at T = 25 °C)
Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are abso-
lute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess
of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended
periods can adversely affect device reliability.
Parameter
5 V Power Supply
Symbol
Min
—
Typ
—
Max
7.0
–75
7.0
7.0
—
Unit
V
CC
V
Battery (Talking) Supply
VBAT
—
—
—
V
Logic Input Voltage
–0.5
–7.0
150
—
V
Analog Input Voltage
—
—
V
J
Maximum Junction Temperature
Storage Temperature Range
Relative Humidity Range
T
—
°C
°C
%
V
stg
T
–40
—
125
95
H
R
5
—
Ground Potential Difference (BGND to AGND)
PT or PR Fault Voltage (dc)
PT or PR Fault Voltage (10 x 1000 µs)
Current into Ring Trip Inputs
—
—
±3
—
—
VPT, VPR
VPT, VPR
IRTSP, IRTSN
VBAT – 5
VBAT – 15
—
3
V
—
15
V
±240
—
µA
Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when
powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the
device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following:
1. An inductor connected to tip and ring can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters.
2. Inductance in the VBAT lead could resonate with the VBAT filter capacitor to cause a destructive overvoltage.
Recommended Operating Conditions
Parameter
Min
–40
4.75
–24
Typ
—
Max
85
Unit
°C
V
Ambient Temperature
CC
V
V
Supply Voltage
5.0
–48
5.25
–70
BAT
Supply Voltage
V
Agere Systems Inc.
7
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Electrical Characteristics
Minimum and maximum values are testing requirements in the temperature range of 25 °C to 85 °C and battery
range of –24 V to –70 V. These minimum and maximum values are guaranteed to –40 °C based on component
simulations and design verification of samples, but devices are not tested to –40 °C in production. The test circuit
shown in Figure 4 is used, unless otherwise noted. Positive currents flow into the device.
Typical values are characteristics of the device design at 25 °C based on engineering evaluations and are not part
CC
BAT
of the test requirements. Supply values used for typical characterization are V = 5.0 V, V
= –48 V, unless
otherwise noted.
Table 4. Power Supply
Parameter
Min
Typ
Max
Unit
Power Supply—Powerup, No Loop Current:
CC
I
—
—
—
4.6
–2.4
138
5.6
–2.7
158
mA
mA
mW
BAT
I
BAT
(V
= –48 V)
BAT
Power Dissipation (V
= –48 V)
Power Supply—Scan, No Loop Current:
CC
I
—
—
—
2.8
–0.8
52
3.8
–1.0
67
mA
mA
mW
BAT
I
BAT
(V
= –48 V)
BAT
Power Dissipation (V
= –48 V)
Power Supply—Disconnect, No Loop Current:
CC
I
—
—
—
1.6
–0.12
14
—
—
—
mA
mA
mW
BAT
I
BAT
(V
= –48 V)
BAT
Power Dissipation (V
= –48 V)
Power Supply Rejection 500 Hz to 3 kHz
(See Figure 5 and Figure 6)1:
30
40
—
—
—
—
dB
dB
CC
V
BAT
V
Thermal Protection Shutdown (Tjc)3
150
165
—
°C
2, 3
JA
Thermal Resistance, Junction to Ambient (θ )
Natural Convection 2S2P Board
:
—
—
—
—
30
43
27
36
—
—
—
—
°C/W
°C/W
°C/W
°C/W
Natural Convection 2S0P Board
Wind Tunnel 100 Linear Feet per Minute (LFPM) 2S2P Board
Wind Tunnel 100 Linear Feet per Minute (LFPM) 2S0P Board
1. This parameter is not tested in production. It is guaranteed by design and device characterization.
2. Careful thermal design as a function of maximum battery, loop length, maximum ambient temperature package thermal resistance, airflow,
PCB board layers, and other related parameters must ensure that thermal shutdown temperature is not exceeded under normal use condi-
tions.
3. Airflow, PCB board layers, and other factors can greatly affect this parameter.
8
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Electrical Characteristics (continued)
Table 5. 2-Wire Port
Parameter
Min
Typ
Max
Unit
—
—
Tip or Ring Drive Current = dc + Longitudinal + Signal
Currents
80
mA
—
—
—
Signal Current
15
mArms
mArms
Longitudinal Current Capability per Wire1
15
8.5
dc Loop Current Limit2:
Allowed Range Including Tolerance3
15
—
—
±5
45
—
mA
%
LOOP
Accuracy (R
BAT
= –48 V)
= 100 Ω, V
Powerup Open Loop Voltage Levels:
Common-mode Voltage
BAT
—
V
/2
—
V
V
V
Differential Voltage VBAT = –48 V4 (Gain = 2)
Differential Voltage VBAT = –48 V4 (Gain = 7.86)
BAT
BAT
BAT
|V
|V
+ 7.5| |V
+ 8.0| |V
+ 6.5| |V
+ 6.5| |V
+ 5.9|
+ 5.9|
BAT
BAT
BAT
Disconnect State:
Leakage
—
10
150
µA
LOOP
dc Feed Resistance (for I
below regulation level) (does
—
70
—
100
—
Ω
not include protection resistor)
Loop Resistance Range (–3.17 dBm overload into
900 Ω; not including protection):
LOOP
I
BAT
= 20 mA at V
= –48 V
1800
Ω
Longitudinal to Metallic Balance—IEEE® Std. 455
(See Figure 7)5:
200 Hz to 3400 Hz
61
—
—
—
58
40
dB
dB
Metallic to Longitudinal Balance (open loop):
200 Hz to 4 kHz
RFI Rejection (See Figure 8)3, 0.5 Vrms, 50 Ω Source,
30% AM Mod 1 kHz:
—
—
—
–55
—
–45
—
dBV
500 kHz to 100 MHz
1. The longitudinal current is independent of dc loop current.
2. Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting
begins (see Figure 13).
3. This parameter is not tested in production. It is guaranteed by design and device characterization.
4. Specification is reduced to |VBAT1 + 10.5 V| minimum when VBAT1 = –70 V at 85 °C.
5. Longitudinal balance of circuit card will depend on loop series protection resistor matching and magnitude. More information is available in
the Applications section of this document.
Agere Systems Inc.
9
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Electrical Characteristics (continued)
Table 6. Analog Pin Characteristics
Parameter
Min
Typ
Max
Unit
Differential PT/PR Current Sense (DCOUT):
Gain (PT/PR to DCOUT)
121
–100
125
—
129
100
V/A
mV
LOOP
Offset Voltage at I
= 0
Loop Closure Detector Threshold (RLCTH = 22.1 kΩ)1:
On-hook to Off-hook Threshold (scan mode)
Off-hook to On-hook Threshold (active mode)
8.8
6.0
—
—
13.6
10.2
mA
mA
Ring Trip Comparator:
Input Offset Voltage2
Internal Voltage Source
Current at Input RTSP3
—
–9.1
I – 0.5
±10
–8.6
—
–8.1
I + 0.6
mV
V
µA
N
N
I
N
RCVN, RCVP:
Input Bias Current
Input Resistance
—
—
–0.2
1
–1
—
µA
MΩ
1. Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.
2. This parameter is not tested in production. It is guaranteed by design and device characterization.
3. IN is the sourcing current at RTSN. Guaranteed if IN is within 5 µA to 30 µA.
10
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Electrical Characteristics (continued)
Table 7. ac Feed Characteristics
Parameter
ac Termination Impedance1
Longitudinal Impedance at PT/PR2
Min
150
—
Typ
—
0
Max
1300
—
Unit
Ω
Ω
Total Harmonic Distortion—200 Hz to 4 kHz2:
—
—
—
—
0.3
1.0
%
%
Off-hook
On-hook
Transmit Gain, f = 1 kHz (PT/PR to VITR) (current limit)
–391
–403
–415
V/A
L9219A, Open Loop:
Receive + Gain, f = 1 kHz (RCVP to PT/PR)3
7.62
–7.62
7.86
–7.86
8.09
–8.09
—
—
Receive – Gain, f = 1 kHz (RCVN to PT/PR)3
L9219G, Open Loop:
Receive + Gain, f = 1 kHz (RCVP to PT/PR)4
Receive – Gain, f = 1 kHz (RCVN to PT/PR)4
1.94
–1.94
2.00
–2.00
2.06
–2.06
—
—
Gain vs. Frequency (transmit and receive)
(600 Ω termination; reference 1 kHz2):
200 Hz to 300 Hz
–1.00
–0.3
–3.0
—
0.0
0.0
–0.1
—
0.05
0.05
0.3
dB
dB
dB
dB
300 Hz to 3.4 kHz
3.4 kHz to 16 kHz
16 kHz to 266 kHz
2.5
Gain vs. Level (transmit and receive)(reference 0 dBV2):
–55 dB to +3 dB
–0.05
0
0.05
dB
2-wire Idle-channel Noise (600 Ω termination):
Psophometric2
—
—
—
–87
2
10
–77
12
20
dBmp
dBrnC
dBrn
C-message
3 kHz Flat2
Transmit Idle-channel Noise:
Psophometric2
—
—
—
–82
7
15
–77
12
20
dBmp
dBrnC
dBrn
C-message
3 kHz Flat2
1. With a first-generation codec, this parameter is set by external components. Any complex impedance R1 + R2 || C between 150 Ω and
1300 Ω can be synthesized. With a third-generation codec, this parameter is set by a codec or by a combination of a codec and an external
network.
2. This parameter is not tested in production. It is guaranteed by design and device characterization.
3. Use this gain option with a first-generation or third-generation codec.
4. Use this gain option with an Agere third-generation codec.
Agere Systems Inc.
11
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Electrical Characteristics (continued)
Table 8. Logic Inputs and Outputs
All outputs are open collectors with internal, 30 kΩ pull-down resistor. Input pins have internal pull-down or some
method to power up in the disconnect state.
Parameter
Symbol
Min
Typ
Max
Unit
Input Voltages:
Low Level (permissible range)
High Level (permissible range)
IL
V
V
–0.5
2.0
0.4
2.4
0.7
V
V
IH
CC
V
Input Currents:
Low Level (V = 5.25 V, V = 0.4 V)
CC
I
IL
I
I
0
+10
+4
+24
+10
+50
µA
µA
CC
I
IH
High Level (V = 5.25 V, V = 2.4 V)
Output Voltages (open collector with internal pull-up resistor):
CC
OL
OL
Low Level (V = 4.75 V, I = 200 µA)
V
V
0
2.4
0.2
—
0.4
V
V
CC
OH
OH
CC
High Level (V = 4.75 V, I = –20 µA)
V
Ring Trip Requirements
8 µF
■ Ringing signal:
TIP
TIP
RING
— Voltage, minimum 35 Vrms, maximum 100 Vrms.
— Frequency, 17 Hz to 33 Hz.
— Crest factor, 1.2 to 1.6.
10 kΩ
■ Ring trip:
— ≤100 ms (typical).
2 µF
100 Ω
RING
■ Pretrip:
12-2572 (F).f
— The circuits in Figure 3 will not cause ring trip.
Figure 3. Ring Trip Circuits
12
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Test Configurations
VBAT
0.1
VCC
F
µ
0.1 F
µ
VBAT
PT
BGND VCC AGND
VITR
50
Ω
TIP
XMT
RCV
75 k
Ω
RLOOP
100 /600
Ω
Ω
RCVN
RCVP
46 k
Ω
L9219A
SLIC
50
Ω
19.4 k
Ω
RING
PR
DCOUT
IPROG
8.06 k
Ω
TG
43.2 k
22.1 k
Ω
VTX
0.1
F
µ
TXI
Ω
LCTH
B0
B1
2 M
Ω
B2
RTSP
RTSN
NSTAT
TSD
402
Ω
274 k
Ω
CF1
2 M
Ω
0.47
F
µ
CF2
VBAT
0.1
F
µ
12-3559C (F)
Figure 4. L9219 Basic Test Circuit
VBAT OR VCC
VBAT OR VCC
100 Ω
DISCONNECT
BYPASS CAPACITOR
DISCONNECT
BYPASS CAPACITOR
100 Ω
4.7 µF
4.7 µF
VS
VS
VBAT OR
VCC
VBAT OR
VCC
67.5 Ω
TIP
TIP
+
BASIC
TEST CIRCUIT
10 µF
BASIC
TEST CIRCUIT
900 Ω
VT/R
67.5 Ω
56.3 Ω
+
–
RING
RING
VM
–
10 µF
VS
VM
VS
VT/R
PSRR = 20log
PSRR = 20log
12-2582 (F).b
12-2583 (F).b
Figure 6. Longitudinal PSRR
Figure 5. Metallic PSRR
Agere Systems Inc.
13
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Test Configurations (continued)
ILONG
TIP
100 µF
+
VPT
–
TIP
VS
368 Ω
368 Ω
+
BASIC
TEST CIRCUIT
BASIC
TEST CIRCUIT
VM
–
–
ILONG
VPR
+
RING
100 µF
RING
VS
VM
∆ VPT
∆ ILONG
∆VPR
∆ ILONG
LONGITUDINAL BALANCE = 20 log
ZLONG =
OR
12-2584 (F).c
12-2585 (F).a
Figure 7. Longitudinal Balance
Figure 9. Longitudinal Impedance
0.01 µF
82.5 Ω
TIP
600 Ω
1
XMT
TIP
6, 7
2
50 Ω
VS
BASIC TEST
CIRCUIT
L7591
4
+
VBAT
BASIC
TEST CIRCUIT
600 Ω
VT/R
0.01 µF
2.15 µF
RING
–
RCV
82.5 Ω
RING
HP ® 4935A
TIMS
VS
5-6756 (F).b
VS = 0.5 Vrms 30% AM 1 kHz modulation,
f = 500 kHz—1 MHz
device in powerup mode, 600 Ω termination.
VXMT
VT/R
GXMT =
VT/R
VRCV
GRCV =
Figure 8. RFI Rejection
12-2587 (F).e
Figure 10. ac Gains
14
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications
A basic loop start reference circuit, using bused ringing with the L9219 SLIC and the T7504 first-generation codec,
is shown in Figure 11. This circuit is designed for a 200 Ω + 680 Ω || 0.1 µF complex termination impedance and
transhybrid. Transmit gain is set at 0 dBm and receive gain is set at –7 dBm.
VBAT
VCC
CBAT
CCC
0.1
0.1
F
µ
F
µ
RPROG
35.7 k
CGS
6.8 nF
RGS
2.37 k
1
IPROG
LCTH
9
4
Ω
Ω
26
25
VBAT
VCC
TG
RLCTH
22.1 k
7
8
RGP1
8.06 k
Ω
Ω
VTX
RX
158 k
CB
Ω
DCOUT
0.1
RT2
80.6 k
F
µ
GSX
DX
24
23
CB1
µ
TXI
0.47
F
Ω
VITR
–
+
RT1
71.5 k
RHB1
RPT
50
TIP
18
357 k
Ω
Ω
PT
PCM
+2.4 V
Ω
RRCV
HIGHWAY
137 k
Ω
5
L9219
SLIC
RCVP
DR
L7591
EMR
LCAS
CB2
0.47 F
µ
RGP
30.1 k
RN1
143 k
FSX CONTROL
FSR
MCLK
Ω
Ω
AND
CLOCK
RPR
50
VFRO
RING
CGN
0.1 nF
10
RN2
18.2 k
PR
Ω
6
Ω
RCVN
TSD
27
RTSP
2.94 M
SUPERVISION
OUTPUTS
Ω
20
19
RTSP
RTSN
22
NSTAT
1/4 T7504
CODEC
CRTS1
0.015
RTS1
402
B2 13
B1 14
B0 15
F
µ
Ω
CONTROL
INPUTS
RTSN
3.32 M
CF2
11
CF1
12
CF1
AGND BGND
16 17
Ω
VRING
0.47
F
µ
CF2
0.1
VBAT
F
µ
12-3560 (F).g
Figure 11. Basic Loop Start Application Circuit Using T7504-Type Codec
Table 9 shows the design parameters of the application circuit shown in Figure 11. Components that are adjusted
to program these values are also shown.
Table 9. 200 Ω + 680 Ω || 0.1 µF First-Generation Codec Design Parameters
Design Parameter
Loop Closure Threshold
Parameter Value
10 mA
Components Adjusted
LCTH
R
PROG
dc Loop Current Limit
2-wire Signal Overload Level
ac Termination Impedance
Hybrid Balance Line Impedance
Transmit Gain
25 mA
R
3.14 dBm
—
T1
GP
RCV, GP1, GS, GS
200 Ω + 680 Ω || 0.1 µF
200 Ω + 680 Ω || 0.1 µF
0 dBm
R , R , R
R
R
C
HB1
R
T2
X, N1, N2,
N
R , R R
R
C
RCV
GP
, R , R
T1
Receive Gain
–7 dBm
R
Agere Systems Inc.
15
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
Table 10. Parts List for Loop Start Application Circuit Using T7504-Type Codec
Name
Integrated Circuits
SLIC
Value
Function
L9219
Subscriber loop interface circuit (SLIC).
Secondary protection.
Protector
Agere L7591
Ringing Relay
Codec
Agere L7581/2/3 or EMR
T7504
Switches ringing signals.
First-generation codec.
Overvoltage Protection
PT
R
50 Ω, Fusible
50 Ω, Fusible
Protection resistor.
Protection resistor.
PR
R
Power Supply
BAT1
BAT
C
0.1 µF, 20%, 100 V
0.1 µF, 20%, 10 V
0.47 µF, 20%, 100 V
0.1 µF, 20%, 100 V
V
filter capacitor.
filter capacitor.
F2
CC
CC
V
C
F1
C
With C , improves idle-channel noise.
F2
F1
C
With C , improves idle-channel noise.
dc Characteristics
PROG
R
35.7 kΩ, 1%, 1/16 W
Set low current limit.
ac Characteristics
B1
C
0.47 µF, 20%, 10 V
0.47 µF, 20%, 10 V
0.1 µF, 20%, 10 V
71.5 kΩ, 1%, 1/16 W
137 kΩ, 1%, 1/16 W
30.1 kΩ, 1%, 1/16 W
ac/dc separation capacitor.
ac/dc separation capacitor.
dc blocking capacitor.
B2
C
B
C
T1
GP
RCV
R
With R and R , sets ac termination impedance.
RCV
GP
T1
R
With R and R , sets receive gain.
GP
T1
RCV
R
With R and R , sets ac termination impedance
and receive gain.
T2
X
R
80.6 kΩ, 1%, 1/16 W
158 kΩ, 1%, 1/16 W
357 kΩ, 1%, 1/16 W
6.8 nF, 10%, 10 V
With R , sets transmit gain in codec.
X
T2
R
With R , sets transmit gain in codec.
HB1
R
Sets hybrid balance.
GS
GS
C
With R , provides gain shaping for termination
impedance matching.
GS
GS
R
2.37 kΩ, 1%, 1/16 W
With C , provides gain shaping for termination
impedance matching.
GP1
R
8.06 kΩ, 1%, 1/16 W
0.1 nF, 20%, 10 V
Sets dc transmit gain of SLIC.
N
N1
N2
C
With R and R high frequency compensation.
N1
N
N2
R
143 kΩ, 1%, 1/16 W
18.2 kΩ, 1%, 1/16 W
With C and R high frequency compensation.
N2
N1
N
R
With R and C high frequency compensation.
Supervision
LCTH
R
22.1 kΩ, 1%, 1/16 W
402 Ω, 5%, 2 W
Sets loop closure (off-hook) threshold.
Ringing source series resistor.
TS1
R
RTS1
TSN
TSP
C
0.015 µF, 20%, 10 V
3.32 MΩ, 1%, 1/16 W
2.94 MΩ, 1%, 1/16 W
With R , R , forms filter pole.
TSN
TSP
R
With R , sets threshold.
TSP
RTS1
With C
TSN
R
, R , sets threshold.
16
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
A basic loop start reference circuit, using bused ringing with the L9219 SLIC and the T8536 third-generation codec,
is shown in Figure 12.
VBAT
VCC
CBAT
CCC
0.1 F
µ
0.1
F
µ
RPROG
35.7 k
1
IPROG
LCTH
9
4
Ω
VBAT
VCC
RLCTH
22.1 k
7
8
26
25
TG
RGP1
8.06 k
Ω
Ω
VTX
DCOUT
CB
0.1
F
µ
24
TXI
DX1
CB1
0.1
1/4 T8536
CODEC
RCIN
20 M
F
µ
RPT
50
DX2
DR1
DR2
TIP
PCM
18
10
23
5
Ω
PT
HIGHWAY
VITR
VFXI
Ω
L9219
SLIC
RCVP
VFROP
VFRON
SLIC0a
SLIC3a
SLIC2a
SLIC4a
L7591
6
EMR
LCAS
RCVN
NSTAT
B0
CONTROL
AND
CLOCK
FS
BCLK
VDD
22
15
14
13
RPR
50
RING
PR
Ω
RTSP
2.94 M
CVDD
Ω
20
19
0.1
F
µ
B1
RTSP
RTSN
DGND
CRTS1
0.015
RTS1
510
B2
F
µ
Ω
RTSN
3.4 M
CF2
11
CF1
AGND BGND
16 17
Ω
12
CF1
0.47
VRING
F
µ
CF2
µ
VBAT
0.1
F
12-3561 (F).d
Figure 12. Basic Loop Start Application Circuit Using T8536-Type Codec
Agere Systems Inc.
17
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
Table 11. Parts List for Loop Start Application Circuit Using T8536-Type Codec
Name
Integrated Circuits
SLIC
Value
Function
L9219
Subscriber loop interface circuit (SLIC).
Secondary protection.
Protector
Agere L7591
Ringing Relay
Codec
Agere L7581/2/3 or EMR
T8536
Switches ringing signals.
Third-generation codec.
Overvoltage Protection
PT
R
50 Ω, Fusible
50 Ω, Fusible
Protection resistor.
Protection resistor.
PR
R
Power Supply
BAT1
BAT
C
0.1 µF, 20%, 100 V
0.1 µF, 20%, 10 V
0.47 µF, 20%, 100 V
0.1 µF, 20%, 100 V
V
filter capacitor.
filter capacitor.
F2
CC
CC
V
C
F1
C
With C , improves idle-channel noise.
F2
F1
C
With C , improves idle-channel noise.
dc Characteristics
PROG
R
35.7 kΩ, 1%, 1/16 W
Set low current limit.
ac Characteristics
B1
C
0.1 µF, 20%, 10 V
0.1 µF, 20%, 10 V
8.06 kΩ, 1%, 1/16 W
20 MΩ, 5%, 1/16 W
ac/dc separation capacitor.
dc blocking capacitor.
Sets dc transmit gain of SLIC.
dc bias.
B
C
GP1
R
CIN
R
Supervision
LCTH
R
22.1 kΩ, 1%, 1/16 W
510 Ω, 5%, 2 W
Sets loop closure (off-hook) threshold.
Ringing source series resistor.
TS1
R
RTS1
TSN
TSP
C
0.015 µF, 20%, 10 V
3.4 MΩ, 1%, 1/16 W
2.94 MΩ, 1%, 1/16 W
With R
and R , forms second 2 Hz filter pole.
TSN
TSP
R
With R , sets threshold.
TSP
TSN
R
With R , sets threshold.
18
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Starting from the on-hook condition and going through
to a short circuit, the curve passes through the follow-
ing two regions:
Applications (continued)
dc Applications
Region 1: On-hook and low loop currents. The slope
corresponds to the dc resistance of the
Battery Feed
dc1
SLIC, R (default is 70 Ω typical). The open
circuit voltage is the battery voltage minus
The dc feed characteristic can be described by:
OH
the overhead voltage of the device, V
BAT
OH
L
( V
– V ) × R
(default is 6.5 V typical). These values are
suitable for most applications, but can be
adjusted if needed. For more information,
see the sections entitled Adjusting dc Feed
Resistance and Adjusting Overhead Voltage.
T/R
V
= ---------------------------------------------
L
P
dc
R + 2R + R
BAT
OH
V
– V
L
I =
---------------------------------
L
P
dc
R + 2R + R
Region 2: Current limit. The dc current is limited to a
starting value determined by external resis-
PROG
where:
L
tor R
, the logic table, an internal current
I = dc loop current.
source, and the gain from tip/ring to pin
VITR.
T/R
V
= dc loop voltage.
|VBAT| = battery voltage magnitude.
OH
V
= overhead voltage. This is the difference between
the battery voltage and the open loop tip/ring
voltage.
Current Limit
With the logic inputs set to 11 (a low current limit active
state), current limit with a 100 Ω load is given by the fol-
lowing:
L
R = loop resistance, not including protection resistors.
R = protection resistor value.
P
dc
R
= SLIC internal dc feed resistance.
PROG
LIM
0.637 R
(kΩ) + 2 mA = I x (mA)
50
Via the logic table, the current limit can be increased a
PROG
nominal 42% from the value set by the R
resistor.
40
The relationship between low current limit and high
current limit is as follows:
ILIM TESTED
ILIM ONSET
1
30
20
ILIMIT(Low)
12.5 k
Ω
----------------------------------
= 0.7
ILIMIT(High)
–1
Rdc1
Overhead Voltage
10
0
In order to drive an on-hook ac signal, the SLIC must
set up the tip and ring voltage to a value less than the
battery voltage. The amount that the open loop voltage
is decreased relative to the battery is referred to as the
overhead voltage and is expressed as the following
equation:
0
10
20
30
40
50
LOOP VOLTAGE (V)
12-3050 (F).i
Notes:
VBAT = –48 V.
OH
V
BAT
PT
PR
= |V | – (V – V )
ILIM = 22 mA.
Without this buffer voltage, amplifier saturation will
occur and the signal will be clipped. The L9219 is auto-
matically set at the factory to allow undistorted on-hook
transmission of a 3.14 dBm signal into a 900 Ω loop
impedance.
Rdc1 = 80
.
Ω
Figure 13. Loop Current vs. Loop Voltage
Agere Systems Inc.
19
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Off-Hook Detection
Applications (continued)
The loop closure comparator has built-in longitudinal
rejection, eliminating the need for an external 60 Hz
filter. The loop closure detection threshold is set by
LCTH
dc Applications (continued)
Rate of Battery Reversal
resistor R
. The supervision output bit (NSTAT) is
high in an on-hook condition. The off-hook comparator
goes low during an off-hook condition:
The rate of battery reversal is controlled or ramped by
capacitors FB1 and FB2. A chart showing FB1/FB2 val-
ues versus typical ramp rate is given below. Leave
FB1/FB2 open if it is not desired to ramp the rate of
battery reversal.
TR
I
LCTH
(mA) = 0.4167 R
(kΩ) – 1.9 mA ACTIVE
off-hook to on-hook
TR
I
LCTH
(mA) = 0.4167 R
(kΩ) + 2.7 mA SCAN
on-hook to off-hook
Table 12. FB1/FB2 Values vs. Typical Ramp Time
CFB1/CFB2
Transition Time
RP
TIP
0.01 µF
0.1 µF
0.22 µF
0.47 µF
1.0 µF
1.22 µF
1.3 µF
1.4 µF
1.6 µF
20 ms
220 ms
440 ms
900 ms
1.8 s
0.125 V/mA
ITR
DCOUT
+
–
RL
RLCTH
RING
LCTH
RP
+
–
0.05 mA
NSTAT
2.25 s
2.5 s
2.7 s
12-2553 (F).f
3.2 s
Figure 14. Off-Hook Detection Circuit
Loop Range
The equation below can be rearranged to provide the
loop range for a required loop current:
BAT
OH
V
– V
L
----------------------------
P
DC
R =
– 2R – R
L
I
20
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
dc Applications (continued)
Ring Trip Detection
The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent
circuit is shown in Figure 15, along with its use in an application using unbalanced, battery-backed ringing.
PHONE
HOOK SWITCH
RLOOP
RTSP
+
–
RTSP
2.94 M
Ω
NSTAT
RC PHONE
IP = IN
IN
RS
402 510
CRTS1
8.6 V
+
–
Ω/
Ω
0.015
F
µ
VBAT
VRING
RTSN
RTSN
15 k
Ω
3.32 M 3.40 M
Ω/
Ω
2799 (F)
Figure 15. Ring Trip Equivalent Circuit and Equivalent Application
Ring trip detection threshold is given by the following equation:
[RTSN(MΩ) + 0.015 – RTSP(MΩ)] × [ VBAT – 8.6] × 1000
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
(mA) =
TH
I
[RTSN(MΩ) + 0.015] × RS
Longitudinal Balance
The SLIC is graded to certain longitudinal balance specifications. The numbers are guaranteed by testing (Figure
5 and Figure 8). However, for specific applications, the longitudinal balance may also be determined by termination
impedance, protection resistance, and especially by the mismatch between protection resistors at tip and ring. This
can be illustrated by the following equation:
(368 + RP) × (368 + ZT – RP)
-------------------------------------------------------------------------------------------
LB = 20 x log
368 × (2 × [ZT – 2 × RP] × ∆ + ε)
where:
LB: longitudinal balance
RP: protection resistor value in Ω
ZT: magnitude of the termination impedance in Ω
ε: protection resistor mismatch in Ω
∆: SLIC internal tip/ring sensing mismatch
The ∆ can be calculated using the above equation with these exceptions: ε = 0, ZT = 600 Ω, RP = 100 Ω, and the
longitudinal balance specification on a specific code.
Now with ∆ available, the equation will predict the actual longitudinal balance for RP, ZT, and ε.
Be aware that ZT may vary with frequency for complex impedance applications.
Agere Systems Inc.
21
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
ac Interface Network
Applications (continued)
The ac interface network between the L9219 and the
codec will vary depending on the codec selected. With
a first-generation codec, the interface between the
L9219 and codec actually sets the ac parameters. With
a third-generation codec, all ac parameters are set dig-
itally, internal to the codec; thus, the interface between
the L9219 and this type of codec is designed to avoid
overload at the codec input in the transmit direction,
and to optimize signal-to-noise ratio (S/N) in the
receive direction.
ac Design
Codec Types
At this point in the design, the codec needs to be
selected. The interface network between the SLIC and
codec can then be designed. There are four key ac
design parameters. Termination impedance is the
impedance looking into the 2-wire port of the line card.
It is set to match the impedance of the telephone loop
in order to minimize echo return to the telephone set.
Transmit gain is measured from the 2-wire port to the
PCM highway, while receive gain is done from the PCM
highway to the transmit port. Finally, the hybrid balance
network cancels the unwanted amount of the receive
signal that appears at the transmit port.
Receive Interface
Because the design requirements are very different
with a first- or third-generation codec, the L9219 is
offered with two different receive gains. Each receive
gain was chosen to optimize, in terms of external com-
ponents required, the ac interface between the L9219
and codec.
Below is a brief codec feature summary.
First-Generation Codecs. These perform the basic
filtering, A/D (transmit), D/A (receive), and µ-law/A-law
companding. They all have an op amp in front of the
A/D converter for transmit gain setting and hybrid bal-
ance (cancellation at the summing node). Depending
on the type, some have differential analog input stages,
differential analog output stages, 5 V only or ±5 V oper-
ation, and µ-law/A-law selectability. These are avail-
able in single and quad designs. This type of codec
requires continuous time analog filtering via external
resistor/capacitor networks to set the ac design param-
eters. An example of this type of codec is the Agere
T7504 quad 5 V only codec.
With a first-generation codec, the termination imped-
ance is set by providing gain shaping through a feed-
back network from the SLIC VITR output to the SLIC
RCVN/RCVP inputs. The L9219 provides a transcon-
ductance from T/R to VITR in the transmit direction and
a single ended to differential gain in the receive direc-
tion from either RCVN or RCVP to T/R. Assuming a
short from VITR to RCVN or RCVP, the maximum
impedance that is seen looking into the SLIC is the
product of the SLIC transconductance times the SLIC
receive gain, plus the protection resistors. The various
specified termination impedance can range over the
voice band as low as 300 Ω up to over 1000 Ω. Thus, if
the SLIC gains are too low, it will be impossible to syn-
thesize the higher termination impedances. Further-
more, the termination that is achieved will be far less
than what is calculated by assuming a short for SLIC
output to SLIC input. In the receive direction, in order to
control echo, the gain is typically a loss, which requires
a loss network at the SLIC RCVN/RCVP inputs, which
will reduce the amount of gain that is available for ter-
mination impedance. For this reason a high-gain SLIC
is required with a first-generation codec.
This type of codec tends to be the most economical in
terms of piece part price, but tends to require more
external components than a third-generation codec.
Furthermore, ac parameters are fixed by the external
R/C network, so software control of ac parameters is
difficult.
Third-Generation Codecs. This class of devices
includes all ac parameters set digitally under micropro-
cessor control. Depending on the device, it may or may
not have data control latches. Additional functionality
sometimes offered includes tone plant generation and
reception, TTX generation, test algorithms, and echo
cancellation. Again, this type of codec may be 5 V only
or ±5 V operation, single quad or 16-channel, and
µ-law/A-law or 16-bit linear coding selectable. Exam-
ples of this type of codec are the Agere T8535/6 (5 V
only, quad, standard features), T8533/4 (5 V only, quad
with echo cancellation), and the T8531/36 (5 V only
16-channel with self-test).
22
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
high-gain SLIC, either an external resistor divider is
needed to knock the gain down to meet the TLP
requirements, or the codec is not operating near maxi-
mum signal levels, thus compromising the S/N.
Applications (continued)
ac Design (continued)
Receive Interface (continued)
It appears the solution is to have a SLIC with a low
gain, especially in the receive direction. This will allow
the codec to operate near its maximum output signal
(to optimize S/N), without an external resistor divider
(to minimize cost).
With a third-generation codec, the line card designer
has different concerns. To design the ac interface, the
designer must first decide upon all termination imped-
ance, hybrid balances, and transmission level points
(TLP) requirements that the line card must meet. In the
transmit direction, the only concern is that the SLIC
does not provide a signal that is too hot and overloads
the codec input. Thus, for the highest TLP that is being
designed to, given the SLIC gain, the designer, as a
function of voice band frequency, must ensure that the
codec is not overloaded. With a given TLP and a given
SLIC gain, if the signal will cause a codec overload, the
designer must insert some sort of loss, typically a resis-
tor divider, between the SLIC output and codec input.
Note also that some third-generation codecs require
the designer to provide an inherent resistive termina-
tion via external networks. The codec will then provide
gain shaping, as a function of frequency to meet the
return loss requirements. Further stability issues may
add external components or excessive ground plane
requirements to the design.
To meet the unique requirements of both types of
codecs, the L9219 offers two receive gain choices.
These receive gains are mask-programmable at the
factory and are offered as two different code variations.
For interface with a first-generation codec, the L9219A
is offered with a receive gain of 7.86. For interface with
a third-generation codec, the L9219G is offered with a
receive gain of 2. In either case, the transconductance
in the transmit direction, or the transmit gain, is 403 Ω.
In the receive direction, the issue is to optimize S/N.
Again, the designer must consider all the considered
TLPs. The idea is, for all desired TLPs, to run the
codec at or as close as possible to its maximum output
signal, to optimize the S/N. Remember noise floor is
constant, so the hotter the signal from the codec, the
better the S/N. The problem is, if the codec is feeding a
Example 1: Real Termination (First-Generation Codec)
ac equivalent circuits for real termination using a T7504 codec is shown in Figure 23.
RX
VGSX
–0.403 V/mA
RT2
VFXIN
VFXIP
–
+
VITR
RT1
RCVN
RHB1
2.4 V
–
–
ZT/R
RP
TIP
AV =
3.93
AV = 1
RRCV
RCVP
VFR
+
+
IT/R
+
CURRENT
SENSE
VS
ZT
VT/R
RG
–
+
AV = –1
–
RP
RING
L9219 SLIC
1/4 T7504 CODEC
12-3581 (F).c
Figure 16. ac Equivalent Circuit
Agere Systems Inc.
23
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
ac Design (continued)
Example 1: Real Termination (First-Generation Codec) (continued)
The following design equations refer to the circuit in Figure 16. Use these to synthesize real termination imped-
ance.
Termination Impedance:
T ⁄ R
V
–I
--------------
ZT =
T ⁄ R
3168
P
ZT = 2R + ----------------------------------
T3
T3
R
R
1 +
+
-------- -----------
GP
RCV
R
R
Receive Gain:
T ⁄ R
V
-------------
rcv
g
g
=
=
fr
V
7.86
rcv
-------------------------------------------------------------------------------------
RCV
RCV
R
R
Z
T
Z
T/R
1 + --------------- + --------------- 1 + ------------
T3
GP
R
R
Transmit Gain:
GSX
V
--------------
tx
g =
T ⁄ R
V
X
R
R
403
----------
x
----------
tx
g =
T6
Z
T
Hybrid Balance:
GSX
V
--------------
bal
h
= 20log
T ⁄ R
V
To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0.
The following expressions assume the test network is the same as the termination impedance:
X
R
------------------------
HB
R
=
tx × rcv
g
g
X
R
R
-----------
bal
h
tx × rcv
g
= 20log
– g
HB
24
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
ac Design (continued)
Example 2: Complex Termination (First-Generation Codec)
Below are design equations for complex termination (see Figure 17 and Figure 18).
T
T1
T2
T
Z = R + R || C
7.86
-----------
201.2
1
1
---------------------------------- -----------------
T1
P
TGP
TGS
TGS
|| R
R
= 2R +
•
–
R
T3
T3
N1
R
R
R
1 +
+
-------- -----------
--------
1 +
GP
RCV
N2
R
R
R
7.86
TGP
TGS
R
⁄ R
1
-----------
T2
TGP
R
R
=
• ---------------------------------- + -----------------
|| R
201.2
T3
T3
N1
R
R
R
1 +
+
-------- -----------
--------
1 +
GP
RCV
N2
R
R
R
2
N2
TGP
1
7.86
201.2
1
R
N1
1
CTG
R
TGP
1
T3
1
TGP ||
------
CT
---------------- ----------------------------------------------
---------- ------------------------------------
---------------------------------------------- ---------------------
–
TGS
•
•
=
R
R
+
C
N1
TGS
T3
N1
R
+ R
R
R
R
(
R
N2)2
+ R
1 + ----------- + ---------------
----------
1 +
GP
RCV
N2
R
R
R
X
TG
R
R
1
Z
---------- ---------------- ----------
tx
g =
T6
201.2
Z
T
7.86
1
----------------------------------------------- -----------------------
rcv =
×
g
h
RCV
RCV
T
R
R
Z
--------------- ---------------
-------------
1 +
+
1 +
T3
GP
T ⁄ R
R
R
Z
X
R
-----------
bal
tx × rcv
= 20log
– g
g
HB
R
where:
T/R
1
2
Z
Z
= R + R || C
TG
TGP
TGS
G
= R
|| (R
+ C )
TGP
R
R
= 8.06 kΩ
1
R
-------
TGS
TGP
R
=
2
R
2
2
R
TGP(
------------------------------------------
G
C =
x C
1
2)
R
R + R
and
P
2R
N
N2
G
TGP
C R = ------------ C R
3038
TGS
R
R
3038
------------
-------------
N1
N2
= R
R
– 1
TGP
P
2R
The equations above do not include the blocking capacitors.
Agere Systems Inc.
25
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Applications (continued)
ac Design (continued)
Example 2: Complex Termination (First-Generation Codec) (continued)
RTGS
CGS
RX
RTGP = 8.06 k
AX
Ω
–IT/R
201.2
CB
R
T6
–
+
AAC
CODEC
OP AMP
CN
RT3
RN1
RCVN
RCVP
CODEC
OUTPUT
DRIVE
AMP
RRCV
RGP
RN2
5-6401 (F).j
Figure 17. Interface Circuit Using First-Generation Codec (±5 V Battery)
RTGS
CG
RX
RTGP = 8.06 k
AX
Ω
–IT/R
201.2
RT6
–
+
AAC
CB
CB1
CODEC
OP AMP
–2.4 V
CN
RT3
RN1
RCVN
RCVP
CODEC
RRCV
OUTPUT
DRIVE
AMP
CB2
RGP
RN2
5-6400 (F).n
Figure 18. Interface Circuit Using First-Generation Codec (5 V Only Codec)
26
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Loop power = (25 mA • 1.05)2 •
Applications (continued)
(200 Ω + 100 Ω)
Power Derating
Loop power = 0.207 W
SLIC power = 1.523 W – 0.207 W = 1.28
SLIC power = 1.28 W < 1.51 W
Operating temperature range, maximum current limit,
maximum battery voltage, minimum dc loop, and pro-
tection resistor values will influence the overall thermal
performance. This section shows the relevant design
equations and considerations in evaluating the SLIC
thermal performance.
Thus, in this example, the thermal design ensures that
the SLIC will not enter the thermal shutdown state.
Consider the L9219 SLIC in a 28-pin PLCC package.
The still-air thermal resistance on a 2 layer board is
43 °C/W.
Pin-for-Pin Compatibility with L9217/L9218
The L9219 is an exact pin-for-pin replacement for the
L9217/18. The one minor exception is L9219 has three
logic control inputs: B0, B1, and B2. The L9218 has
only two logic control inputs, B0 and B1. Pin 13 in
L9218 is NC, so a connection between the controller
and pin 13 will not affect L9218 operation. This allows
an exact footprint match with L9219.
The SLIC will enter the thermal shutdown state at mini-
mally 150 °C. The thermal shutdown design should
ensure that the SLIC temperature does not reach
150 °C under normal operating conditions.
Assume a maximum ambient operating temperature of
85 °C, a maximum current limit of 25 mA (including tol-
erance), and a maximum battery of –52 V. Further-
more, assume a (worst case) minimum dc loop of
200 Ω, and that 50 Ω protection resistors are used at
both tip and ring.
PCB Layout Information
BAT
Make the leads to BGND and V
as wide as possible
for thermal and electrical reasons. Also, maximize the
amount of PCB copper in the area of (and specifically
on) the leads connected to this device for the lowest
operating temperature.
TSD
AMBIENT(max)
1. T
– T
= allowed thermal rise.
150 °C – 85 °C = 65 °C
2. Allowed thermal rise = package thermal
impedance • SLIC power dissipation.
65 °C = 43 °C/W • SLIC power dissipation
When powering the device, ensure that no external
potential creates a voltage on any pin of the device that
exceeds the device ratings. In this application, some of
DISS
SLIC power dissipation (P
) = 1.51 W
the conditions that cause such potentials during pow-
erup are the following:
Thus, if the total power dissipated in the SLIC is less
than 1.51 W, it will not enter the thermal shutdown
state. Total SLIC power is calculated as:
1. An inductor connected to PT and PR (this can force
BAT
an overvoltage on V
through the protection
DISS
•
Total P
= Maximum battery Maximum
BAT
devices if the V
connection chatters).
current limit (including effects of accuracy)
+ SLIC quiescent power.
BAT
2. Inductance in the V
lead (this could resonate with
BAT
the V
filter capacitor to cause a destructive over-
Q
For the L9219, SLIC quiescent power (P ) is maximum
voltage).
at 0.158 W. Thus,
This device is normally used on a circuit card that is
subjected to hot plug-in, meaning the card is plugged
into a biased backplane connector. In order to prevent
damage to the IC, all ground connections must be
applied before, and removed after, all other connec-
tions.
DISS
DISS
DISS
•
•
Total P
Total P
Total P
= (–52 V [25 mA 1.05]) + 0.158 W
= 1.365 W + 0.158 W
= 1.523 W
The power dissipated in the SLIC is the total power dis-
sipation minus the power that is dissipated in the loop.
DISS
SLIC P
= Total power – Loop power
2
LIM
•
dcLOOP
P
Loop power = (I
)
(R
min + 2R )
Agere Systems Inc.
27
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Outline Diagram
28-Pin PLCC
Dimensions are in millimeters.
12.446 ± 0.127
11.506 ± 0.076
PIN #1 IDENTIFIER
4
1
26
ZONE
25
5
11.506
± 0.076
12.446
± 0.127
11
19
12
18
4.572
MAX
SEATING PLANE
0.10
0.51 MIN
TYP
1.27 TYP
0.330/0.533
5-2506 (F)r.8
28
Agere Systems Inc.
L9219A/G Low-Cost Line Interface
with Reverse Battery and Dual Current Limit
Data Sheet
November 2001
Ordering Information
Device
Package
Comcode
LUCL9219AAR-D
28-Pin PLCC
(Dry Bag)
108558867
Gain of 12
LUCL9219AAR-DT
LUCL9219GAR-D
LUCL9219GAR-DT
28-Pin PLCC
(Tape and Reel, Dry Bag)
Gain of 12
108558875
108558800
108558818
28-Pin PLCC
(Dry Bag)
Gain of 2
28-Pin PLCC
(Tape and Reel, Dry Bag)
Gain of 2
Agere Systems Inc.
29
IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.
HP is a registered trademark of Hewlett-Packard Company.
For additional information, contact your Agere Systems Account Manager or the following:
INTERNET:
E-MAIL:
http://www.agere.com
docmaster@agere.com
N. AMERICA: Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286
1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)
ASIA:
Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon
Tel. (852) 3129-2000, FAX (852) 3129-2020
CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)
JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)
Tel. (44) 7000 624624, FAX (44) 1344 488 045
EUROPE:
Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.
Copyright © 2001 Agere Systems Inc.
All Rights Reserved
November 2001
DS02-040ALC (Replaces DS01-033ALC)
相关型号:
©2020 ICPDF网 联系我们和版权申明