AS4C8M32S [ALSC]
Fully synchronous operation;型号: | AS4C8M32S |
厂家: | ALLIANCE SEMICONDUCTOR CORPORATION |
描述: | Fully synchronous operation |
文件: | 总55页 (文件大小:1479K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
AS4C8M32S
Revision History AS4C8M32S- 90 Ball TFBGA PACKAGE
Revision Details
Date
Rev 1.0
Rev 1.1
Rev 2.0
Preliminary datasheet
February 2013
February 2013
May 2014
Added 166MHz option -6 clock cycle time
Typing error page 1 – fast clock rate error
133MHz should be 143MHz
Typing error - Frequency in Table 2. Ordering information
7-BCN reflected as 133MHz – changed to 143MHz
May 2014
Alliance Memory Inc. 551 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211
Alliance Memory Inc. reserves the right to change products or specification without notice.
AS4C8M32S
8M x 32 bit Synchronous DRAM (SDRAM)
Confidential
Features
Advanced (Rev. 2.0 May /2014)
Overview
Fast access time from clock: 5/5.4 ns
Fast clock rate: 166/143MHz
Fully synchronous operation
Internal pipelined architecture
2M word x 32-bit x 4-bank
Programmable Mode registers
- CAS Latency: 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: Sequential & interleaved
- Burst stop function
Auto Refresh and Self Refresh
Operating temperature range
- Commercial (0 ~ 70°C)
- Industrial (-40 ~ 85°C)
4096 refresh cycles/64ms
CKE power down mode
The 256Mb AS4C8M32S SDRAM is a high-
speed CMOS synchronous DRAM containing 256
Mbits. It is internally configured as 4 Banks of 2M
word x 32 DRAM with a synchronous interface (all
signals are registered on the positive edge of the
clock signal, CLK). Read and write accesses to the
SDRAM are burst oriented; accesses start at a
selected location and continue for a programmed
number of locations in a programmed sequence.
Accesses begin with the registration of
a
BankActivate command which is then followed by a
Read or Write command.
The SDRAM provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with
a burst termination option. An auto precharge
function may be enabled to provide a self-timed row
precharge that is initiated at the end of the burst
sequence. The refresh functions, either Auto or Self
Refresh are easy to use.
Single +3.3V power supply
Interface: LVTTL
90-ball, 8.0 x 13 x 1.4mm TFBGA package
- Pb and Halogen Free
By having a programmable mode register, the
system can choose the most suitable modes to
maximize its performance. These devices are well
suited for applications requiring high memory
bandwidth and particularly well suited to high
performance PC applications
Table 1. Key Specifications
AS4C8M32S
-6/7
Clock Cycle time(min.)
6/7.5 ns
tCK3
Access time from CLK (max.)
Row Active time(min.)
Row Cycle time(min.)
tAC3
tRAS
tRC
5/5.4 ns
42/45 ns
60/67.5 ns
Table 2.Ordering Information
Part Number
AS4C8M32S-6BIN
AS4C8M32S-7BCN
Frequency
166MHz
143MHz
Package
90-ball TFBGA
90-ball TFBGA
Temperature
Industrial
Commercial
Temp Range
-40 ~ 85°C
0 ~ 70°C
B: indicates 90-ball (8.0 x 13 x 1.4mm) TFBGA package
N: indicates Pb and Halogen Free ROHS
Alliance Memory, Inc.
551 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800
FAX: (650) 620-9211
Alliance Memory, Inc. reserves the right to change products or specification without notice.
AS4C8M32S
Figure 1. Ball Assignment (Top View)
…
1
2
3
7
8
9
DQ26
DQ24
VSS
VDD
DQ23
DQ21
A
B
C
D
E
F
DQ28. VDDQ VSSQ
VDDQ VSSQ
DQ19
VDDQ
VDDQ
VSSQ
VDD
.
VSSQ
VSSQ
VDDQ
VSS
DQ27
DQ29
DQ31
DQM3
A5
DQ25
DQ30
NC
DQ22
DQ17
NC
DQ20
DQ18
DQ16
DQM2
A0
A3
A2
A4
A6
A10
NC
A1
G
H
J
A7
A8
NC
BA1
A11
CLK
CKE
NC
A9
BA0
CAS#
VDD
DQ6
DQ1
CS#
RAS#
DQM0
VSSQ
VDDQ
VDDQ
DQ4
DQM1
VDDQ
VSSQ
VSSQ
DQ11
DQ13
NC
WE#
DQ7
DQ5
DQ3
K
L
DQ8
DQ10
DQ12
VSS
DQ9
DQ14
M
N
P
R
VDDQ VSSQ
VDDQ VSSQ
DQ15
VSS
VDD
DQ0
DQ2
Alliance Memory Confidential
2
Rev. 2.0 May /2014
AS4C8M32S
Figure 2. Block Diagram
CLOCK
BUFFER
CLK
2M x 32
CELL ARRAY
(BANK #A)
CKE
CS#
Column Decoder
RAS#
CAS#
WE#
DQ0
DQ31
COMMAND
DECODER
DQ
Buffer
CONTROL
SIGNAL
GENERATOR
DQM0 ~ DQM3
COLUMN
COUNTER
2M x 32
CELL ARRAY
(BANK #B)
A10/AP
MODE
REGISTER
Column Decoder
A0
ADDRESS
BUFFER
A9
A11
BA0
BA1
2M x 32
CELL ARRAY
(BANK #C)
REFRESH
COUNTER
Column Decoder
2M x 32
CELL ARRAY
(BANK #D)
Column Decoder
Alliance Memory Confidential
3
Rev. 2.0 May /2014
AS4C8M32S
Pin Descriptions
Table 1. Pin Details
Symbol Type Description
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the
positive edge of CLK. CLK also increments the internal burst counter and controls the
output registers.
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes
low synchronously with clock (set-up and hold time same as other inputs), the internal clock
is suspended from the next clock cycle and the state of output and burst address is frozen
as long as the CKE remains low. When all banks are in the idle state, deactivating the clock
controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except
after the device enters Power Down and Self Refresh modes, where CKE becomes
asynchronous until exiting the same mode. The input buffers, including CLK, are disabled
during Power Down and Self Refresh modes, providing low standby power.
BA0,
BA1
Input
Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or
BankPrecharge command is being applied. The bank address BA0 and BA1 is used latched
in mode register set.
A0-A11 Input
Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-
A11) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge)
to select one location out of the 2M available in the respective bank. During a Precharge
command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH).
The address inputs also provide the op-code during a Mode Register Set or Special Mode
Register Set command.
CS#
Input
Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command
decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external
bank selection on systems with multiple banks. It is considered part of the command code.
RAS# Input
Row Address Strobe: The RAS# signal defines the operation commands in conjunction
with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS#
and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate
command or the Precharge command is selected by the WE# signal. When the WE# is
asserted "HIGH," the BankActivate command is selected and the bank designated by BA is
turned on to the active state. When the WE# is asserted "LOW," the Precharge command is
selected and the bank designated by BA is switched to the idle state after the precharge
operation.
CAS# Input
WE# Input
Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK.
When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by
asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE#
"LOW" or "HIGH."
Write Enable: The WE# signal defines the operation commands in conjunction with the
RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used
to select the BankActivate or Precharge command and Read or Write command.
DQM0 - Input
DQM3
Data Input/Output Mask: Data Input Mask: DQM0-DQM3 are byte specific. Input data is
masked when DQM is sampled HIGH during a write cycle. DQM3 masks DQ31-DQ24,
DQM2 masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0 masks DQ7-DQ0.
DQ0- Input/
DQ31 Output
Data I/O: The DQ0-31 input and output data are synchronized with the positive edges of
CLK. The I/Os are byte-maskable during Reads and Writes.
NC
-
No Connect: These pins should be left unconnected.
VDDQ Supply
VSSQ Supply
DQ Power: Provide isolated power to DQs for improved noise immunity.
DQ Ground: Provide isolated ground to DQs for improved noise immunity.
Alliance Memory Confidential
4
Rev. 2.0 May /2014
AS4C8M32S
VDD Supply
VSS Supply
Power Supply: +3.3V0.3V
Ground
Alliance Memory Confidential
5
Rev. 2.0 May /2014
AS4C8M32S
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table
4 shows the truth table for the operation commands.
Table 2. Truth Table (Note (1), (2))
Command
BankActivate
State CKEn-1 CKEn DQM BA0,1 A10 A0-9,11 CS# RAS# CAS# WE#
Idle(3)
Any
H
H
H
H
H
H
H
H
H
H
H
H
H
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
V
V
V
V
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
X
H
L
X
X
L
L
H
H
H
L
H
L
BankPrecharge
PrechargeAll
L
H
L
X
X
Any
L
L
Active(3)
Active(3)
Active(3)
Active(3)
Idle
H
H
H
H
L
L
Column
address
(A0 ~ A8)
Write
Write and AutoPrecharge
Read
H
L
L
L
Column
address
(A0 ~ A8)
L
H
H
L
Read and Autoprecharge
Mode Register Set
No-Operation
H
L
OP code
L
Any
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Burst Stop
Active(4)
Device Deselect
AutoRefresh
Any
X
H
H
X
H
X
V
X
H
X
X
H
X
X
Idle
SelfRefresh Entry
SelfRefresh Exit
Idle
L
L
Idle
X
H
X
V
X
H
X
X
H
X
X
X
H
X
V
X
H
X
X
H
X
X
L
H
L
X
X
X
X
X
X
X
X
(SelfRefresh)
Clock Suspend Mode Entry
Power Down Mode Entry
Active
Any(5)
Active
H
H
L
X
X
X
X
Clock Suspend Mode Exit
Power Down Mode Exit
L
L
H
H
X
X
X
X
X
X
X
X
Any
(PowerDown)
Data Write/Output Enable
Data Mask/Output Disable
Active
Active
H
H
X
X
L
X
X
X
X
X
X
H
Note: 1. V=Valid, X=Don't Care, L=Low level, H=High level
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
6. DQM0-3
Alliance Memory Confidential
6
Rev. 2.0 May /2014
AS4C8M32S
Commands
1
BankActivate
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address)
The BankActivate command activates the idle bank designated by the BA0, 1 signals. By
latching the row address on A0 to A11 at the time of this command, the selected row access is
initiated. The read or write operation in the same bank can occur after a time delay of tRCD (min.) from
the time of bank activation. A subsequent BankActivate command to a different row in the same bank
can only be issued after the previous active row has been precharged (refer to the following figure).
The minimum time interval between successive BankActivate commands to the same bank is
defined by tRC (min.). The SDRAM has four internal banks on the same chip and shares part of the
internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks.
tRRD (min.) specifies the minimum time required between activating different banks. After this
command is used, the Write command and the Block Write command perform the no mask write
operation.
T0
T1
T2
T3
Tn+3 Tn+4
Tn+5
Tn+6
CLK
Bank A
Row Addr.
Bank A
Col Addr.
Bank B
Row Addr.
Bank A
Row Addr.
ADDRESS
RAS# - CAS# delay(tRCD
)
RAS# - RAS# delay time(tRRD
)
Bank A
Activate
Bank A
Activate
R/W A with
AutoPrecharge
Bank B
Activate
NOP
NOP
NOP
NOP
COMMAND
RAS# - Cycle time(tRC
)
AutoPrecharge
Begin
Don’t Care
Figure 3. BankActivate Command Cycle
(Burst Length = n)
2
BankPrecharge command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9 and A11 = Don't care)
The BankPrecharge command precharges the bank disignated by BA signal. The precharged
bank is switched from the active state to the idle state. This command can be asserted anytime after
tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any
bank can be active is specified by tRAS (max.). Therefore, the precharge function must be performed
in any active bank within tRAS (max.). At the end of precharge, the precharged bank is still in the idle
state and is ready to be activated again.
3
4
PrechargeAll command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don’t care, A10 = "H", A0-A9 and A11 = Don't care)
The PrechargeAll command precharges all banks simultaneously and can be issued even if all
banks are not in the active state. All banks are then switched to the idle state.
Read command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active
row in an active bank. The bank must be active for at least tRCD (min.) before the Read command is
issued. During read bursts, the valid data-out element from the starting column address will be
available following the CAS latency after the issue of the Read command. Each subsequent data-out
element will be valid by the next positive clock edge (refer to the following figure). The DQs go into
high-impedance at the end of the burst unless other command is initiated. The burst length, burst
sequence, and CAS latency are determined by the mode register, which is already programmed. A
full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and
continue).
Alliance Memory Confidential
7
Rev. 2.0 May /2014
AS4C8M32S
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
NOP
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=2
tCK2, DQ
DOUT A0 DOUT A1 DOUT A2 DOUT A3
CAS# latency=3
tCK3, DQ
DOUT A0 DOUT A1 DOUT A2 DOUT A3
Figure 4. Burst Read Operation
(Burst Length = 4, CAS# Latency = 2, 3)
The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier
(i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function
may be interrupted by a subsequent Read or Write command to the same bank or the other active
bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll
command to the same bank too. The interrupt coming from the Read command can occur on any
clock cycle following a previous Read command (refer to the following figure).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
READ A READ B
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=2
tCK2, DQ
DOUT A0 DOUT B0 DOUT B1 DOUT B2 DOUT B3
CAS# latency=3
tCK3, DQ
DOUT A0 DOUT B0 DOUT B1 DOUT B2 DOUT B3
Figure 5. Read Interrupted by a Read
(Burst Length = 4, CAS# Latency = 2, 3)
The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from
a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write
command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a
single cycle with high-impedance on the DQ pins must occur between the last read data and the
Write command (refer to the following three figures). If the data output of the burst read occurs at the
second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the
Write command to avoid internal bus contention.
Alliance Memory Confidential
8
Rev. 2.0 May /2014
AS4C8M32S
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
CLK
DQM
BANKA
ACTIVATE
WRITE A
DIN A0
NOP
NOP
NOP
READ A
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=2
tCK2, DQ
DIN A1
DIN A2
DIN A3
Must be Hi-Z before
the Write Command
Figure 6. Read to Write Interval
(Burst Length 4, CAS# Latency = 2)
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
DQM
WRITE B
DIN B0
NOP
NOP
READ A
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=2
tCK2, DQ
DIN B1
DIN B2
DIN B3
Must be Hi-Z before
the Write Command
Don’t Care
≧
Figure 7. Read to Write Interval
(Burst Length
T4 T5
4, CAS# Latency = 3)
T0
T1
T2
T3
T6 T7 T8
CLK
DQM
WRITE B
DIN B0
NOP
READ A
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=3
tCK3, DQ
DOUT A0
DIN B1
DIN B2
Must be Hi-Z before
the Write Command
Don’t Care
Figure 8. Read to Write Interval
(Burst Length 4, CAS# Latency = 2)
Alliance Memory Confidential
9
Rev. 2.0 May /2014
AS4C8M32S
A read burst without the auto precharge function may be interrupted by a BankPrecharge/
PrechargeAll command to the same bank. The following figure shows the optimum time that
BankPrecharge/ PrechargeAll command is issued in different CAS latency.
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
Bank,
Col A
Bank
Row
Bank(s)
ADDRESS
tRP
NOP
Precharge
READ A
NOP
NOP
NOP
NOP
Activate
NOP
COMMAND
CAS# latency=2
tCK2, DQ
DOUT A0 DOUT A1 DOUT A2 DOUT A3
CAS# latency=3
tCK3, DQ
DOUT A0 DOUT A1 DOUT A2 DOUT A3
Don’t Care
Figure 9. Read to Precharge
(CAS# Latency = 2, 3)
5
6
Read and AutoPrecharge command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A8 = Column Address)
The Read and AutoPrecharge command automatically performs the precharge operation after
the read operation. Once this command is given, any subsequent command cannot occur within a
time delay of {tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this
command and the auto precharge function is ignored.
Write command
(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address)
The Write command is used to write a burst of data on consecutive clock cycles from an active
row in an active bank. The bank must be active for at least tRCD(min.) before the Write command is
issued. During write bursts, the first valid data-in element will be registered coincident with the Write
command. Subsequent data elements will be registered on each successive positive clock edge
(refer to the following figure). The DQs remain with high-impedance at the end of the burst unless
another command is initiated. The burst length and burst sequence are determined by the mode
register, which is already programmed. A full-page burst will continue until terminated (at the end of
the page it will wrap to column 0 and continue).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
WRITE A
DIN A0
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
don’t care
DIN A1
DIN A2
DIN A3
DQ
The first data element and the write
are registered on the same clock edge
Figure 10. Burst Write Operation
(Burst Length = 4)
Alliance Memory Confidential
10
Rev. 2.0 May /2014
AS4C8M32S
A write burst without the auto precharge function may be interrupted by a subsequent Write,
BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt
coming from Write command can occur on any clock cycle following the previous Write command
(refer to the following figure).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
WRITE A WRITE B
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
DQ
DIN A0
DIN B0
DIN B1
DIN B2
DIN B3
Figure 11. Write Interrupted by a Write
(Burst Length = 4)
The Read command that interrupts a write burst without auto precharge function should be
issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid
data contention, input data must be removed from the DQs at least one clock cycle before the first
read data appears on the outputs (refer to the following figure). Once the Read command is
registered, the data inputs will be ignored and writes will not be executed.
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
WRITE A
DIN A0
NOP
READ B
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# latency=2
tCK2, DQ
don’t care
DOUT B0 DOUT B1 DOUT B2 DOUT B3
CAS# latency=3
tCK3, DQ
don’t care
don’t care
DIN A0
DOUT B0 DOUT B1 DOUT B2 DOUT B3
Input data must be removed from the DQ
at least one clock cycle before the Read
data appears on the outputs to avoid data
contention
Figure 12. Write Interrupted by a Read
(Burst Length = 4, CAS# Latency = 2, 3)
The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge
function should be issued m cycles after the clock edge in which the last data-in element is registered,
where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used
to mask input data, starting with the clock edge following the last data-in element and ending with the
clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).
Alliance Memory Confidential
11
Rev. 2.0 May /2014
AS4C8M32S
T0
T1
T2
T3
T4
T5
T6
T7
CLK
DQM
tRP
NOP
Precharge
BANK(S)
NOP
NOP
NOP
NOP
WRITE
Activate
ROW
COMMAND
ADDRESS
BANK
COL n
tWR
DIN
N
DIN
N+1
DQ
Don’t Care
Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.
Figure 13. Write to Precharge
7
Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H",
A0-A8 = Column Address)
The Write and AutoPrecharge command performs the precharge operation automatically after the
write operation. Once this command is given, any subsequent command can not occur within a time
delay of {(burst length -1) + tWR + tRP (min.)}. At full-page burst, only the write operation is performed
in this command and the auto precharge function is ignored.
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
CLK
Bank A
Activate
Bank A
Activate
Write A
Auto Precharge
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
tDAL
DQ
DIN A0
DIN A1
Begin AutoPrecharge
Bank can be reactivated at
completion of tDAL
tDAL=tWR+tRP
Figure 14. Burst Write with Auto-Precharge
(Burst Length = 2)
8
Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data)
The mode register stores the data for controlling the various operating modes of SDRAM. The
Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst
Length in the Mode register to make SDRAM useful for a variety of different applications. The default
values of the Mode Register after power-up are undefined; therefore this command must be issued at
the power-up sequence. The state of pins A0~A9 and A11 in the same cycle is the data written to the
mode register. Two clock cycles are required to complete the write in the mode register (refer to the
following figure). The contents of the mode register can be changed using the same command and
the clock cycle requirements during operation as long as all banks are in the idle state.
Alliance Memory Confidential
12
Rev. 2.0 May /2014
AS4C8M32S
Table 3. Mode Register Bitmap
BA0,1 A11,A10 A9
RFU* RFU* WBL
A8
Test Mode
A7
A6
A5
A4
A3
BT
A2
A1
A0
CAS Latency
Burst Length
A9 Write Burst Length
A8 A7
Test Mode
Normal
Vendor Use Only
Vendor Use Only
A3
0
1
Burst Type
Sequential
Interleave
0
1
Burst
Single Bit
0
1
0
0
0
1
A6
0
0
A5
0
0
A4
0
1
CAS Latency
Reserved
Reserved
2 clocks
A2
0
0
A1
0
0
A0
0
1
Burst Length
1
2
4
0
1
0
0
1
0
0
1
1
0
1
0
3 clocks
Reserved
0
1
1
1
1
1
8
Full Page (Sequential)
All other Reserved
All other Reserved
*Note: RFU (Reserved for future use) should stay “0” during MRS cycle.
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
CLK
CKE
CS#
tMRD
RAS#
CAS#
WE#
BA0, 1
A10
Address Key
A0-A9,
A11
DQM
DQ
tRP
Hi-Z
PrechargeAll
Mode Register
Set Command
Any
Command
Don’t Care
Figure 15. Mode Register Set Cycle
Alliance Memory Confidential
13
Rev. 2.0 May /2014
AS4C8M32S
Burst Length Field (A2~A0)
This field specifies the data length of column access using the A2~A0 pins and selects the Burst
Length to be 2, 4, 8, or full page.
Table 4. Burst Length Field
A2
0
A1
0
A0
0
Burst Length
1
0
0
1
2
0
1
0
4
0
1
1
8
1
0
0
Reserved
Reserved
Reserved
Full Page
1
0
1
1
1
0
1
1
1
Full Page Length: 512
Burst Type Field (A3)
The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.
Table 5. Burst Type Field
A3
0
Burst Type
Sequential
Interleave
1
Burst Definition, Addressing Sequence of Sequential and Interleave Mode
Table 6. Burst Definition
Start Address
Burst Length
Sequential
Interleave
A2
X
X
X
X
X
X
0
0
0
0
1
A1
X
X
0
0
1
1
0
0
1
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0, 1
1, 0
0, 1, 2, 3
1, 2, 3, 0
2, 3, 0, 1
0, 1
1, 0
0, 1, 2, 3
1, 0, 3, 2
2, 3, 0, 1
3, 2, 1, 0
2
4
3, 0, 1, 2
0, 1, 2, 3, 4, 5, 6, 7
1, 2, 3, 4, 5, 6, 7, 0
2, 3, 4, 5, 6, 7, 0, 1
3, 4, 5, 6, 7, 0, 1, 2
4, 5, 6, 7, 0, 1, 2, 3
5, 6, 7, 0, 1, 2, 3, 4
6, 7, 0, 1, 2, 3, 4, 5
7, 0, 1, 2, 3, 4, 5, 6
n, n+1, n+2, n+3, …511, 0,
1, 2, … n-1, n, …
0, 1, 2, 3, 4, 5, 6, 7
1, 0, 3, 2, 5, 4, 7, 6
2, 3, 0, 1, 6, 7, 4, 5
3, 2, 1, 0, 7, 6, 5, 4
4, 5, 6, 7, 0, 1, 2, 3
5, 4, 7, 6, 1, 0, 3, 2
6, 7, 4, 5, 2, 3, 0, 1
7, 6, 5, 4, 3, 2, 1, 0
1
0
0
1
8
1
1
1
1
Full page location = 0-255
Not Support
Alliance Memory Confidential
14
Rev. 2.0 May /2014
AS4C8M32S
CAS Latency Field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first
read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The
minimum whole value satisfying the following formula must be programmed into this field.
tCAC(min) CAS Latency X tCK
Table 7. CAS Latency Field
A6
0
A5
0
A4
0
CAS Latency
Reserved
Reserved
2 clocks
0
0
1
0
1
0
0
1
1
3 clocks
1
X
X
Reserved
Test Mode Field (A8~A7)
These two bits are used to enter the test mode and must be programmed to "00" in normal operation.
Table 8. Test Mode Field
A8
0
A7
0
Test Mode
normal mode
0
1
Vendor Use Only
Vendor Use Only
1
X
Write Burst Length (A9)
This bit is used to select the burst write length.
Table 9. Write Burst length
A9
0
Write Burst Length
Burst
1
Single Bit
9
No-Operation command
(RAS# = "H", CAS# = "H", WE# = "H")
The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS#
is Low). This prevents unwanted commands from being registered during idle or wait states.
10 Burst Stop command
(RAS# = "H", CAS# = "H", WE# = "L")
The Burst Stop command is used to terminate either fixed-length or full-page bursts. This
command is only effective in a read/write burst without the auto precharge function. The terminated
read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination
of a write burst is shown in the following figure.
Alliance Memory Confidential
15
Rev. 2.0 May /2014
AS4C8M32S
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
Burst Stop
READ A NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
The burst ends after a delay equal to the CAS# latency
CAS# latency=2
tCK2, DQ
DOUT A0 DOUT A1 DOUT A2 DOUT A3
DOUT A0 DOUT A1 DOUT A2 DOUT A3
CAS# latency=3
tCK3, DQ
Figure 16. Termination of a Burst Read Operation (Burst Length
>
4, CAS# Latency = 2, 3)
T0
T1
T2
T3
T4
T5
T6
T7 T8
CLK
WRITE A
Burst Stop
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
don’t care
DIN A0 DIN A1 DIN A2
DQ
Figure 17. Termination of a Burst Write Operation
(Burst Length = X)
11 Device Deselect command (CS# = "H")
The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE#
and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar
to the No Operation command.
12 AutoRefresh command
(RAS# = "L", CAS# = "L", WE# = "H",CKE = "H", A0-A11 = Don't care)
The AutoRefresh command is used during normal operation of the SDRAM and is analogous to
CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it
must be issued each time a refresh is required. The addressing is generated by the internal refresh
controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal
refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh
operation must be performed 4096 times within 64ms. The time required to complete the auto refresh
operation is specified by tRC (min.). To provide the AutoRefresh command, all banks need to be in the
idle state and the device must not be in power down mode (CKE is high in the previous cycle). This
command must be followed by NOPs until the auto refresh operation is completed. The precharge
time requirement, tRP (min), must be met before successive auto refresh operations are performed.
13 SelfRefresh Entry command
(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A11 = Don't care)
The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh
mode for data retention and low power operation. Once the SelfRefresh command is registered, all
the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW.
The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM
may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by
restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).
14 SelfRefresh Exit command
This command is used to exit from the SelfRefresh mode. Once this command is registered,
NOP or Device Deselect commands must be issued for tRC (min.) because time is required for the
completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are
performed during normal operation, a burst of 4096 auto refresh cycles should be completed just
prior to entering and just after exiting the SelfRefresh mode.
Alliance Memory Confidential
16 Rev.
2.0 May /2014
AS4C8M32S
15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")
When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the
subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held
intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command
performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are
turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown
state longer than the refresh period (64ms) since the command does not perform any refresh
operations.
16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")
When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from
the subsequent cycle by providing this command (asserting CKE "HIGH"). When the device is in the
PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active
state. tPDE (min.) is required when the device exits from the PowerDown mode. Any subsequent
commands can be issued after one clock cycle from the end of this command.
17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")
During a write cycle, the DQM signal functions as a Data Mask and can control every word of the
input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also
used for device selection, byte selection and bus control in a memory system.
Alliance Memory Confidential
17
Rev. 2.0 May /2014
AS4C8M32S
Table 10. Absolute Maximum Rating
Symbol
VIN, VOUT
VDD, VDDQ
Item
Rating
- 1.0 ~ 4.6
-1.0 ~ 4.6
0 ~ 70
Unit Note
Input, Output Voltage
Power Supply Voltage
V
1
1
1
1
1
1
V
Commercial
Industrial
°C
°C
°C
°C
TA
Ambient Temperature
-40 ~ 85
- 55 ~ 125
260
TSTG
Storage Temperature
TSOLDER
Soldering Temperature (10 second)
PD
Power Dissipation
1
W
1
1
IOS
Short Circuit Output Current
50
mA
Table 11. Recommended D.C. Operating Conditions
(TA = -40~85°C)
Symbol
VDD
Parameter
Min.
3.0
Typ.
3.3
3.3
3.0
0
Max.
3.6
Unit Note
Power Supply Voltage
V
V
V
V
2
2
2
2
VDDQ
VIH
Power Supply Voltage(for I/O Buffer)
LVTTL Input High Voltage
LVTTL Input Low Voltage
3.0
3.6
2.0
VDDQ +0.3
0.8
VIL
- 0.3
Input Leakage Current
( 0V VIN VDD, All other pins not under test = 0V )
-
-
-
-
IIL
- 10
- 10
2.4
-
10
10
-
A
Output Leakage Current
Output disable, 0V VOUT VDDQ
IOL
A
)
LVTTL Output "H" Level Voltage
( IOUT = -2mA )
VOH
VOL
V
LVTTL Output "L" Level Voltage
( IOUT = 2mA )
0.4
V
Table 12. Capacitance
(VDD = 3.3V, f = 1MHz, Ta = 25°C)
Parameter
Symbol
Min.
Max.
10
Unit
pF
CI
Input Capacitance
Input/Output Capacitance
4
4
CI/O
6.5
pF
Note: These parameters are periodically sampled and are not 100% tested.
Alliance Memory Confidential
18
Rev. 2.0 May /2014
AS4C8M32S
Table 13. D.C. Characteristics
(VDD = 3.3V 0.3V, TA = -40~85°C)
-6
240
40
- 75
220
40
Description/Test condition
Symbol
Unit Note
Max.
Operating Current
tRC tRC(min), Outputs Open
One bank active
Precharge Standby Current in non-power down mode
tCK = 15ns, CS# VIH(min), CKE VIH
Input signals are changed every 2clks
Precharge Standby Current in non-power down mode
tCK = , CLK VIL(max), CKE VIH
Precharge Standby Current in power down mode
tCK = 15ns, CKE VIL(max)
3
IDD1
IDD2N
30
12
12
30
12
12
IDD2NS
IDD2P
Precharge Standby Current in power down mode
tCK = , CKE VIL(max)
IDD2PS
mA
Active Standby Current in non-power down mode
tCK = 15ns, CKE VIH(min), CS# VIH(min)
Input signals are changed every 2clks
Active Standby Current in non-power down mode
CKE VIH(min), CLK VIL(max), tCK =
Operating Current (Burst mode)
tCK =tCK(min), Outputs Open, Multi-bank interleave
Refresh Current
tRC tRC(min)
60
60
IDD3N
50
280
400
12
50
260
400
12
IDD3NS
IDD4
3, 4
3
IDD5
Self Refresh Current
CKE 0.2V ; for other inputs VIH VDD - 0.2V, VIL 0.2V
IDD6
≧
Alliance Memory Confidential
19
Rev. 2.0 May /2014
AS4C8M32S
Table 14. Electrical Characteristics and Recommended A.C. Operating Conditions
±
(VDD = 3.3V 0.3V, TA = -40~85°C) (Note: 5, 6, 7, 8)
-6
-75
Symbol A.C. Parameter
Unit Note
Min.
Max.
Min.
Max.
Row cycle time
(same bank)
60
-
t
t
t
t
t
67.5
-
RC
RAS# to CAS# delay
(same bank)
18
18
12
42
-
RCD
22.5
22.5
15
-
-
-
Precharge to refresh/row activate command
(same bank)
-
-
RP
ns
Row activate to row activate delay
(different banks)
RRD
RAS
Row activate to precharge time
(same bank)
100k
45
2
100k
-
2
1
-
-
t
t
Write recovery time
WR
t
CK
1
10
7.5
2.5
2.5
-
-
-
-
CAS# to CAS# Delay time
CL* = 2
CCD
9
6
-
-
9
t
Clock cycle time
CK
CL* = 3
10
10
Clock high time
Clock low time
2.5
2.5
-
-
t
t
CH
-
-
6
CL
CL* = 2
6
5
-
Access time from CLK
10
9
t
AC
(positive edge)
CL* = 3
-
-
5.4
-
ns
Data output hold time
Data output low impedance
Data output high impedance
2
2
t
t
t
t
t
t
t
t
OH
1
-
1
-
-
5.4
-
LZ
-
5
8
HZ
Data/Address/Control Input set-up time
Data/Address/Control Input hold time
Power Down Exit set-up time
2
-
2
10
10
IS
1
-
1
-
IH
tIS+ tCK
-
tIS+ tCK
-
PDE
REFI
Average Refresh Interval Time
-
5
15.6
-
5
15.6
s
tCK
ns
Last data in to active latency
-
-
-
-
DAL
Exit Self Refresh to Read Command time
tXSR
tIS+ tRC
tIS+ tRC
*
CL is CAS Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to
the device.
2. All voltages are referenced to VSS. VIH (Max) = 4.6V for pulse width ≤ 3ns. VIL (Min) = -1.0V for pulse
width ≤ 3ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the
minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK
.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions
Alliance Memory Confidential
20
Rev. 2.0 May /2014
AS4C8M32S
Table 15. LVTTL Interface
Reference Level of Output Signals
Output Load
1.4V / 1.4V
Reference to the Under Output Load (B)
Input Signal Levels
2.4V / 0.4V
1ns
Transition Time (Rise and Fall) of Input Signals
Reference Level of Input Signals
1.4V
1.4V
3.3V
50Ω
1.2KΩ
Output
Output
Z0=50Ω
870Ω
30pF
30pF
Figure 18.1 LVTTL D.C. Test Load (A)
Figure 18.2 LVTTL A.C. Test Load (B)
7. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a
fixed slope (1 ns).
8. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns, (tR / 2 -0.5) ns should be added to the parameter.
10. Assumed input rise and fall time tT (tR & tF) = 1 ns
If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns
should be added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to VDD and VDDQ (simultaneously) when CKE= “L”, DQM= “H” and all input
signals are held "NOP" state.
2) Start clock and maintain stable condition for minimum 200 s, then bring CKE= “H” and, it is
recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the
device.
* The Auto Refresh command can be issue before or after Mode Register Set command.
Alliance Memory Confidential
21
Rev. 2.0 May /2014
AS4C8M32S
Timing Waveforms
Figure 19. AC Parameters for Write Timing
(Burst Length=4)
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17T18T19 T20 T21 T22
T0 T1 T2 T3 T4 T5 T6
CLK
tCH
tCL
tIS
tIH
Begin Auto
Precharge Bank A
Begin Auto
Precharge Bank B
CKE
CS#
tIS
RAS#
CAS#
WE#
BA0,1
A10
tIH
RAx
RAx
RBx
RBx
RAy
RAy
tI
S
A0-A9,
A11
CAx
Ax0
CBx
CAy
DQM
DQ
tDAL
tIS
tWR
tRCD
tRC
tIH
Hi-Z
Ay1 Ay2 Ay3
Ax1 Ax2 Ax3
Bx0 Bx1 Bx2 Bx3
Ay0
Write with
Activate
Command
Bank B
Write with
Activate
Command
Bank A
Activate
Command
Bank A
Write
Command
Bank A
Precharge
Command
Bank A
Auto Precharge
Command
Bank A
Auto Precharge
Command
Bank B
Don’t Care
Alliance Memory Confidential
22
Rev. 2.0 May /2014
AS4C8M32S
Figure 20. AC Parameters for Read Timing
(Burst Length=2, CAS# Latency=2)
T0
T1
T4
T5
T2
T6
T8
T12 T13 T14 T15 T16
T3
T7
T9 T10 T11
CLK
CKE
CS#
tCH tCL
tIS
Begin Auto
Precharge Bank B
tIH
tIS
tIH
RAS#
CAS#
WE#
BA0,1
tIH
RAx
RAx
RBx
RBx
RAy
RAy
A10
tIS
A0-A9,
A11
CBx
CAx
tRRD
tRAS
tRC
DQM
DQ
tAC
tLZ
tRP
tHZ
tRCD
Hi-Z
Ax0
Ax1
Bx0
Bx1
tHZ
tOH
Activate
Command
Bank B
Activate
Command
Bank A
Read
Command
Bank A
Read with
Auto Precharge
Command
Activate
Command
Bank A
Precharge
Command
Bank A
Bank B
Don’t Care
Alliance Memory Confidential
23
Rev. 2.0 May /2014
AS4C8M32S
Figure 21. Auto Refresh
(Burst Length=4, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T3 T4 T5 T6
T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
A11
RAx
CAx
tRP
tRCD
tRC
tRC
DQM
DQ
Ax0 Ax1
Precharge All
Command
Auto Refresh
Command
Read
Command
Bank A
Activate
Command
Bank A
Auto Refresh
Command
Don’t Care
Alliance Memory Confidential
24
Rev. 2.0 May /2014
AS4C8M32S
Figure 22. Power on Sequence and Auto Refresh
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High Level
Minimum for 2 Refresh Cycles are required
Is reguired
CS#
RAS#
CAS#
WE#
BA0,1
A10
Address Key
A0-A9,
A11
DQM
DQ
tRP
tMRD
Hi-Z
Precharge All
Command
Any
Command
1st Auto Refresh(*)
Command
2nd Auto Refresh(*)
Command
Inputs must be
Mode Register
Set Command
Stable for
200μs
Don’t Care
Note(*): The Auto Refresh command can be issue before or after Mode Register Set command
Alliance Memory Confidential
25
Rev. 2.0 May /2014
AS4C8M32S
Figure 23. Self Refresh Entry & Exit Cycle
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19
CLK
CKE
tXSR
*Note 2
*Note 8
*Note 1
tIS
*Note 5
*Note 3, 4
tIS tIH
tPDE
*Note 6
*Note 7
CS#
RAS#
*Note 9
CAS#
BA0,1
A0-A9,
A11
WE#
DQM
DQ
Hi-Z
Hi-Z
Self Refresh Entry
Self Refresh Exit
Auto Refresh
Don’t Care
Note: To Enter SelfRefresh Mode
1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum tRAS is required before exit from SelfRefresh.
To Exit SelfRefresh Mode
5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for valid setup time and hold time.
7. CS# starts from high.
8. Minimum tXSR is required after CKE going high to complete SelfRefresh exit.
9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the
system uses burst refresh.
Alliance Memory Confidential
26
Rev. 2.0 May /2014
AS4C8M32S
Figure 24.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
A11
RAx
CAx
DQM
DQ
tHZ
Hi-Z
Ax1
Ax2
Ax3
Ax0
Activate
Cammand
Bank A
Clock Suspend
3 Cycles
Clock Suspend
2 Cycles
Read
Command
Bank A
Clock Suspend
1 Cycle
Don’t Care
Alliance Memory Confidential
27
Rev. 2.0 May /2014
AS4C8M32S
Figure 24.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
A11
CAx
RAx
DQM
DQ
tHZ
Hi-Z
Ax1
Ax2
Ax3
Ax0
Activate
Cammand
Bank A
Clock Suspend
3 Cycles
Clock Suspend
2 Cycles
Clock Suspend
1 Cycle
Read
Command
Bank A
Don’t Care
Alliance Memory Confidential
28
Rev. 2.0 May /2014
AS4C8M32S
Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
A0-A9,
A11
CAx
DQM
Hi-Z
DAx1
DAx2
DAx0
DAx3
DQ
Clock Suspend
2 Cycles
Clock Suspend
3 Cycles
Activate
Cammand
Bank A
Clock Suspend
1 Cycle
Don’t Care
Write
Command
Bank A
Alliance Memory Confidential
29
Rev. 2.0 May /2014
AS4C8M32S
Figure 26. Power Down Mode and Clock Suspension
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
t
tPDE
IH tIS
CKE
CS#
Valid
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
A0-A9,
A11
CAx
DQM
DQ
tHZ
Ax3
Hi-Z
Ax2
Ax0 Ax1
PRECHARGE
STANDBY
ACTIVE
STANDBY
Precharge
Command
Bank A
Clock Suspension
End
Read
Command
Bank A
Clock Suspension
Start
Power Down
Mode Exit
Activate
Cammand
Bank A
Any
Commad
Power Down
Mode Entry
Power Down
Mode Exit
Power Down
Mode Entry
Don’t Care
Alliance Memory Confidential
30
Rev. 2.0 May /2014
AS4C8M32S
Figure 27.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAw
RAz
RAz
A0-A9,
A11
RAw
CAx
CAw
CAy
CAz
DQM
Hi-Z
Az0
DQ
Aw0 Aw1 Aw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay2 Ay3
Read
Command
Bank A
Read
Command
Bank A
Activate
Cammand
Bank A
Read
Command
Bank A
Activate
Command
Bank A
Read
Command
Bank A
Precharge
Command
Bank A
Don’t Care
Alliance Memory Confidential
31
Rev. 2.0 May /2014
AS4C8M32S
Figure 27.2. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=3)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAw
RAz
RAz
A0-A9,
A11
RAw
CAx
CAw
CAy
CAz
DQM
Hi-Z
Aw0 Aw1 Aw2 Aw3 Ax0 Ax1
Ay3
DQ
Ay0 Ay1 Ay2
Read
Command
Bank A
Read
Command
Bank A
Activate
Cammand
Bank A
Read
Command
Bank A
Activate
Command
Bank A
Read
Command
Bank A
Precharge
Command
Bank A
Don’t Care
Alliance Memory Confidential
32
Rev. 2.0 May /2014
AS4C8M32S
Figure 28. Random Column Write (Page within same Bank)
(Burst Length=4)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T3 T4 T5 T6
T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
RBw
A10
RBz
A0-A9,
A11
RBw
CBx
RBz
CBw
CBy
CBz
DQM
Hi-Z
DBw0
Write
Command
Bank B
DBw2
DBx0 DBx1
DBw1
DBw3
DBy0 DBy1 DBy2 DBy3
DBz0 DBz1
DQ
Write
Command
Bank B
Write
Command
Bank B
Activate
Cammand
Bank B
Activate
Command
Bank B
Write
Command
Bank B
Precharge
Command
Bank B
Don’t Care
Alliance Memory Confidential
33
Rev. 2.0 May /2014
AS4C8M32S
Figure 29.1. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RBx
RAx
RAx
RBy
RBy
A0-A9,
A11
CBy
CBx
CAx
tAC
tRCD
tRP
DQM
Hi-Z
Bx1 Bx2
Bx4 Bx5
Ax1 Ax2 Ax3 Ax4 Ax5
DQ
Bx0
Bx3
Bx6 Bx7
Read
Command
Bank A
Ax0
Ax6 Ax7
Activate
Command
Bank A
Activate
Command
Bank B
Activate
Cammand
Bank B
Read
Command
Bank B
Read
Command
Bank B
Precharge
Command
Bank B
Don’t Care
Alliance Memory Confidential
34
Rev. 2.0 May /2014
AS4C8M32S
Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RBx
RAx
RAx
RBy
RBy
A0-A9,
A11
CBx
CAx
CBy
tAC
tRCD
tRP
DQM
Hi-Z
DQ
Bx0
Bx1 Bx2
Bx3
Bx4 Bx5
Read
Bx6 Bx7 Ax0
Precharge
Ax1 Ax2 Ax3 Ax4 Ax5
Ax7
Ax6 By0
Activate
Command
Bank A
Activate
Cammand
Bank B
Activate
Command
Bank B
Read
Command
Bank B
Read
Command
Bank B
Precharge
Command
Bank A
Command
Bank B
Command
Bank A
Don’t Care
Alliance Memory Confidential
35
Rev. 2.0 May /2014
AS4C8M32S
Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBx
RAy
RAy
A0-A9,
A11
RAx
CAx
CBx
CAy
tRP
tWR*
tWR*
tRCD
DQM
DQ
Hi-Z
DAx0 DAx1 DAx2 DAx3 DAx4
Write
Command
Bank A
DAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx3 DBx4 DBx5 DBx6 DBx7 DAy0 DAy1 DAy2 DAy3
Activate
Command
Bank B
Precharge
Command
Bank A
Write
Command
Bank B
Activate
Cammand
Bank A
Activate
Command
Bank A
Write
Command
Bank A
Precharge
Command
Bank B
Don’t Care
* tWR > tWR (min.)
Alliance Memory Confidential
36
Rev. 2.0 May /2014
AS4C8M32S
Figure 31.1. Read and Write Cycle
(Burst Length=4, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
A0-A9,
A11
CAy
CAz
CAx
DQM
DQ
Hi-Z
DAy0
DAy3
Az3
Ax2
DAy1
Az1
Ax0 Ax1
Ax3
Az0
The Read Data
is Masked with a
Two Clock
Activate
Cammand
Bank A
Write
Command
Bank A
Read
Command
Bank A
The Write Data
is Masked with a
Zero Clock
Read
Command
Bank A
Latency
Latency
Don’t Care
Alliance Memory Confidential
37
Rev. 2.0 May /2014
AS4C8M32S
Figure 31.2. Read and Write Cycle
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
A11
RAx
CAy
CAx
CAz
DQM
DQ
Hi-Z
DAy0
Ax2
DAy1
Az1
Ax1
Ax3
DAy3
Az3
Ax0
Az0
The Read Data
is Masked with a
Two Clock
Activate
Cammand
Bank A
Write
Command
Bank A
Read
Command
Bank A
The Write Data
is Masked with a
Zero Clock
Latency
Latency
Read
Command
Bank A
Don’t Care
Alliance Memory Confidential
38
Rev. 2.0 May /2014
AS4C8M32S
Figure 32.1. Interleaving Column Read Cycle
(Burst Length=4, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11T12 T13 T14 T15 T16 T17 T18 T19T20 T21
T22
T3 T4 T5 T6
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RRAx
RAx
A0-A9,
A11
CBw
CBx
CBy
CAy
CAy
RBx
CBz
tAC
tRCD
DQM
Hi-Z
Ax1 Ax2 Ax3
Read
Bx0
By0
Bz0
Bz3
DQ
Ax0
Bw0 Bw1
Bx1
By1 Ay0 Ay1
Read
Bz1 Bz2
Read
Command
Bank A
Precharge
Command
Bank B
Read
Command
Bank B
Activate
Activate
Cammand
Bank A
Read
Read
Command
Bank A
Command
Bank B
Command
Bank B
Command Command
Bank B
Bank B
Precharge
Command
Bank A
Don’t Care
Alliance Memory Confidential
39
Rev. 2.0 May /2014
AS4C8M32S
Figure 32.2. Interleaved Column Read Cycle
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RAx
A0-A9,
A11
RAx
CAx RBx
CBx
CBy
CBz
CAy
tAC
tRCD
DQM
DQ
Hi-Z
Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 By0 By1 Bz0 Bz1 Ay0 Ay1 Ay2 Ay3
Activate
Cammand
Bank A
Read
Read
Read
Precharge
Command
Bank A
Read
Command
Bank A
Read
Command Command Command
Bank B Bank B
Bank A
Precharge
Command Command
Bank B
Bank B
Activate
Command
Bank B
Don’t Care
Alliance Memory Confidential
40
Rev. 2.0 May /2014
AS4C8M32S
Figure 33. Interleaved Column Write Cycle
(Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBw
RAx
A0-A9,
A11
RAx
CAx RBw
CBw
CBx
CBy
CAy
CBz
tRCD
tWR
tWR
DQM
tRRD>tRRD(min)
Hi-Z
DAx0 DAx1 DAx2
DBw0
DBx1
DAy0 DAy1
DAx3
DBw1 DBx0
DBy0 DBy1
DBz0 DBz1
DBz2 DBz3
DQ
Activate
Cammand
Bank A
Write
CommandCommand
Bank B Bank B
Write
Write
Precharge
Command
Bank B
Write
Command
Bank A
Write
Write
Command CommandCommand
Bank B Bank A Bank B
Activate
Precharge
Command
Bank B
Command
Bank A
Don’t Care
Alliance Memory Confidential
41
Rev. 2.0 May /2014
AS4C8M32S
Figure 34.1. Auto Precharge after Read Burst
(Burst Length=4, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
High
Begin Auto
Precharge
Bank A
Begin Auto
Precharge
Bank B
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBy
RAz
RAz
A0-A9,
A11
RAx
CAx
RBx
CBx
RAy
RBy
CBy
tRP
DQM
DQ
Hi-Z
Ax0 Ax1 Ax2 Ax3
Activate
Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3
By0 By1 By2
Activate
Cammand
Bank A
Read
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank A
Read with
Command
Bank B
Auto Precharge
Command
Bank B
Read with
Read with
Auto Precharge
Command
Bank A
Auto Precharge
Command
Bank B
Don’t Care
Alliance Memory Confidential
42
Rev. 2.0 May /2014
AS4C8M32S
Figure 34.2. Auto Precharge after Read Burst
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
Begin Auto
Begin Auto
High
Precharge
Bank A
Precharge
Bank B
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
RBx
RBy
A0-A9,
A11
CAx RBx
CBx
CAy
RBy
CBy
tRP
DQM
Hi-Z
DQ
Ax0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3
By0 By1 By2
Read with
Read with
Auto Precharge
Command
Bank A
Activate
Cammand
Bank A
Read
Command
Bank A
Read with
Auto Precharge
Command
Bank B
Activate
Command
Bank B
Auto Precharge
Command
Bank B
Activate
Command
Bank B
Don’t Care
Alliance Memory Confidential
43
Rev. 2.0 May /2014
AS4C8M32S
Figure 35. Auto Precharge after Write Burst
(Burst Length=4)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T22
T3 T4 T5 T6
CLK
CKE
High
Begin Auto
Precharge
Bank A
Begin Auto
Precharge
Bank B
CS#
RAS#
CAS#
WE#
BA0,1
RAx
RBx
RBy
A10
A0-A9,
A11
RAx
CAx RBx
CBx
CAy
RBy
CBy
tDAL
DQM
Hi-Z
DAx0 DAx1 DAx2 DAx3 DBx0 DBx1 DBx2 DBx3 DAy0 DAy1 DAy2 DAy3
DBy0 DBy1 DBy2 DBy3
DQ
Activate
Command
Bank B
Activate
Cammand
Bank A
Activate
Command
Bank B
Write with
Auto Precharge
Command
Bank B
Write with
Auto Precharge
Command
Bank A
Write with
Auto Precharge
Command
Bank B
Write
Command
Bank A
Don’t Care
Alliance Memory Confidential
44
Rev. 2.0 May /2014
AS4C8M32S
Figure 36.1. Full Page Read Cycle
(Burst Length=Full Page, CAS# Latency=2)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T3 T4 T5 T6
T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBy
A0-A9,
A11
RAx
CAx
RBx
CBx
RBy
tRP
DQM
DQ
Hi-Z
Bx+6
Ax Ax+1 Ax+2 Ax-2 Ax-1 Ax Ax+1 Bx Bx+1 Bx+2 Bx+3 Bx+4 Bx+5
Precharge
Command
Bank B
Activate
Command
Bank B
Activate
Cammand
Bank A
Read
Command Cammand
Bank A Bank B
Activate
Read
Command
Bank B
Burst Stop
Command
The burst counter wraps
from the highest order
page address back to zero
during this time interval
Full Page burst operation does not
terminate when the burst length is satisfied;
the burst counter increments and continues
bursting beginning with the starting address
Don’t Care
Alliance Memory Confidential
45
Rev. 2.0 May /2014
AS4C8M32S
Figure 36.2. Full Page Read Cycle
(Burst Length=Full Page, CAS# Latency=3)
T0 T1 T2
T7 T8 T9 T10 T11 T12T13 T14 T15 T16 T17 T18 T19T20 T21
T3 T4 T5 T6
T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBy
A0-A9,
A11
RAx
CAx
RBx
CBx
RBy
tRP
DQM
Hi-Z
Ax Ax+1 Ax+2 Ax-2 Ax-1 Ax Ax+1 Bx Bx+1 Bx+2 Bx+3 Bx+4 Bx+5
DQ
Precharge
Read
Activate
Command
Bank B
Activate
Cammand
Bank A
Read
Activate
Command
Command
Command Cammand
Bank A Bank B
Bank B
Bank B
The burst counter wraps
from the highest order
page address back to zero
during this time interval
Burst Stop
Command
Full Page burst operation does not
terminate when the burst length is
satisfied; the burst counter increments
and continues bursting beginning with
the starting address
Don’t Care
Alliance Memory Confidential
46
Rev. 2.0 May /2014
AS4C8M32S
Figure 37. Full Page Write Cycle
(Burst Length=Full Page)
T0 T1 T2
T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21
T3 T4 T5 T6
T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBy
A0-A9,
A11
RAx
CBx
RBy
CAx
RBx
DQM
Data is ignored
Hi-Z
DAx DAx+1
DAx+3 DAx-1 DAx DAx+1 DBx DBx+1 DBx+2 DBx+3
DAx+2
DBx+5
DBx+4
DQ
Precharge
Command
Bank B
Activate
Command
Bank B
Write
Command
Bank B
Activate
Cammand
Bank A
Write
Command Cammand
Bank A Bank B
Activate
Burst Stop
Command
The burst counter wraps
from the highest order
page address back to zero
during this time interval
Full Page burst operation does not
terminate when the burst length is
satisfied; the burst counter increments
and continues bursting beginning with
the starting address
Don’t Care
Alliance Memory Confidential
47
Rev. 2.0 May /2014
AS4C8M32S
Figure 38. Byte Read and Write Operation
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
A11
RAx
CAy
CAz
CAx
DQM m
DQM n
DQ M
Ax0 Ax1
Ax2
DAy1 DAy2
Az1
Az2
DQ N
Ax1 Ax2 Ax3
DAy0 DAy1
DAy3
Az1 Az2 Az3
Az0
Activate
Cammand
Bank A
Read
Command
Bank A
Write
Command
Bank A
Read
Command
Bank A
Upper Byte
is masked
Upper Byte
is masked
Lower Byte
is masked
Lower Byte
is masked
Lower Byte
is masked
Don’t Care
Note : M represent DQ in the byte m; N represent DQ in the byte n.
Alliance Memory Confidential
48
Rev. 2.0 May /2014
AS4C8M32S
Figure 39. Random Row Read (Interleaving Banks)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBu
RAu
RAu
RBv
RBw
RAv
RAv
A0-A9,
A11
RBu
CBu
CAu
RBv
CBv
CAv
RBw
tRP
tRP
tRP
DQM
DQ
Av
2
Au
3
Av
0
Au0
Av3
Bu3
Au2
Bv3
Av1
Bu1
Bu2
Bv0
Bv2
Bu0
Au1
Bv1
Activate
Command
Bank B
Activate
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank A
Activate
Command
Bank B
Read
Bank A
with Auto
Precharge
Read
Bank A
with Auto
Precharge
Read
Read
Bank B
with Auto
Precharge
Bank B
with Auto
Precharge
Don’t Care
Alliance Memory Confidential
49
Rev. 2.0 May /2014
AS4C8M32S
Figure 40. Full Page Random Column Read
(Burst Length=Full Page, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RBw
RBw
RAx
RAx
A0-A9,
A11
RBx CAx
CBx
CBy
CAz
CBz
CAy
tRP
DQM
tRRD
tRCD
Hi-Z
DQ
Ax0 Ax1 Bx0 Ay0
By1 Az0
Az2
Bz1
Bz0 Bz2
Ay1 By0
Az1
Precharge
Command Bank B
(Precharge Temination)
Activate
Cammand
Bank A
Read
Command
Bank B
Activate
Command
Bank B
Read Read
Command Command
Read
Command
Bank B
Activate
Command
Bank B
Bank B
Bank A
Read
Command
Bank A
Read
Command
Bank A
Don’t Care
Alliance Memory Confidential
50
Rev. 2.0 May /2014
AS4C8M32S
Figure 41. Full Page Random Column Write
(Burst Length=Full Page)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RBw
RBw
RAx
RAx
A0-A9,
A11
RBx CAx
CBx
CBy
CAz
CBz
CAy
tWR
tRP
DQM
DQ
tRCD
tRRD
Hi-Z
DAx0 DAx1 DBx0 DAy0
DAz1
DBz2
DAz2 DBz0 DBz1
DAy1 DBy0 DBy1 DAz0
Precharge
Command Bank B
(Precharge Temination)
Activate
Cammand
Bank A
Write
Command
Bank B
Activate
Command
Bank B
Write
CommandCommand
Bank B Bank A
Write
Write
Command
Bank B
Activate
Command
Bank B
Write
Command
Bank A
Write
Command
Bank A
Write Data
are masked
Don’t Care
Alliance Memory Confidential
51
Rev. 2.0 May /2014
AS4C8M32S
Figure 42. Precharge Termination of a Burst
(Burst Length=4, 8 or Full Page, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
High
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAy
RAy
RAz
RAz
A0-A9,
A11
RAx
CAx
CAy
tWR
tRP
tRP
DQM
DQ
DAx0 DAx1
Ay0 Ay1 Ay2
Activate
Command
Bank A
Activate
Cammand
Bank A
Write
Command
Bank A
Precharge
Command
Bank A
Precharge
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank A
Precharge Termination
of a Read Burst
Precharge Termination
of a Write Burst
Write Data are masked
Don’t Care
Alliance Memory Confidential
52
Rev. 2.0 May /2014
AS4C8M32S
Figure 43. 90-Ball (8.0mm x13mmx1.4mm) TFBGA
Units in mm
PIN #1
Top View
Side View
Bottom View
DETAIL : "A"
Dimension in inch
Symbol
Dimension in mm
Min
--
Nom Max
Min
Nom Max
A
A1
A2
C
--
0.055
--
-- 1.40
0.012 0.014 0.016 0.30 0.35 0.40
0.033 0.035 0.037 0.84 0.89 0.94
0.013 0.014 0.016 0.32 0.36
0.4
D
E
0.311 0.315 0.319 7.90 8.00 8.10
0.508 0.512 0.516 12.90 13.00 13.10
D1
E1
e
--
--
--
0.252
0.441
0.031
--
--
--
--
--
--
6.40
11.2
0.80
--
--
--
b
0.016 0.018 0.020 0.40 0.45 0.50
F
--
0.126
--
--
3.2
--
Alliance Memory Confidential
53
Rev. 2.0 May /2014
AS4C8M32S
Alliance Memory Confidential
54
Rev. 2.0 May /2014
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明