AS2578BP [AMSCO]
TELEPHONE CONTROLLER WITH 13 MEMORIES AND 2-WIRE BUS; 13记忆和2线总线电话控制器型号: | AS2578BP |
厂家: | AMS(艾迈斯) |
描述: | TELEPHONE CONTROLLER WITH 13 MEMORIES AND 2-WIRE BUS |
文件: | 总22页 (文件大小:283K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Data Sheet
AS2578 /B
TELEPHONE CONTROLLER WITH
13 MEMORIES AND 2-WIRE BUS
Austria Mikro Systeme International
KeyFeatures
General Description
The AS2578 /B are a versatile repertory LD/MF diallers
with a melody generator, a ring frequency discriminator
❑ Low operating voltage
❑ Low current consumption, standby ≤ 0.1 µA
❑ Oscillator using Xtal or ceramic resonator(3.58MHz)
❑ Serial interface to external EEPROM
❑ Consistent, simple and usable procedures
❑ The settings are programmed via the keyboard and
stored in EEPROM or set by pin options
Dialler:
❑ Data protection with 20 digit FIFO
❑ Sliding cursor protocol with comparison
❑ Automatic pause generation
❑ Temporary MF select via keyboard
❑ 30 digit LNR (Last Number Redial)
❑ 13 x 20 digit memory (RAM) on chip
ToneRinger:
and a 2-wire interface to EEPROM. Together with the
AS2520/1, the AS2578 /B form a coherent basis for a
fully electronic telephone with a wide range of options.
The AS2578 /B are especially designed to adapt to
different PTT specifications. A RAM is on chip for last
number redial, 3 direct dial and 10 numbers with
abbreviated dialling. To allow easy use under a PABX,
the device incorporates automatic pause insertion and
slidingcursorprocedureasselectableoptions(AS2578)
orcentrexkeys(AS2578B). Thedevicecanbeusedwith
or without EEPROM as appropriate. When an EEPROM
is connected, all RAM content is stored in the EEPROM
by power loss.
❑ Ring frequency discrimination
❑ 3 tone melody with 4 different repetition rates
❑ Volume of melodies can be set in 4 steps
The circuit provides the possibility to set different modes
of operation (LM codes) via the keyboard or via pin
options, e.g. default signalling mode, automatic pause
insertion, flash or ground loop and settings of volume
and melodies.
Package
Available in 28 pin DIP and PLCC.
BlockDiagramme
Vss VDD
(AS2578B)
1
4
MUTE
SET
LNR
R
A
B
2
5
8
0
3
6
M1
M2
HS
HOOK
STATE
KEYSCAN
POR
7
*
9
C
D
M3
CE
#
MEM
MODE
AP (AS2578 only)
OSCILLATOR
3.58 MHz
CONTROL
MV
RR
DP
MASK
GL
MF
DTMF
DIAL
REDIAL
MELODY
MO
MUTE
SCL
SDA
13 X 20
1 X 30
RAM
FIFO
RING
FREQUENCY
DETECTOR
SERIAL
INTERFACE
FCI
AS2578 /B
1
Rev. 3
March 1997
Data Sheet
AS2578 /B
PinDescription
Pin #
Symbol
Function
1
2
3
4
C4
C3
C2
C1
KeyboardColumns
5
6
HS
HookSwitchInput
This input is active high with internal pull-down resistor.
MODE
Signalling(LD/MF)DefaultModeSelectInput
Mode pin
High
Open
Low
Function
LD default mode, make/break pulse 33/66 ms
MF only
LD default mode, make/break pulse 40/60 ms
7
CE
ChipEnableInput
This input is active high with internal pull-down resistor and is used to initiate setup
procedures.
8
9
OSC2
OSC1
Oscillator Input
Oscillator Output
OscillatorpinsforXtalorceramicresonator(3.58MHz).Whenaceramicresonatorisused
a capacitor (10 - 22 pF) must be connected from each of the oscillator pins to VSS.
10
11
Vss
NegativePowerSupply
TONE
DTMFToneOutput
The dual tones provided at this output have a level independent of the supply voltage in
the operating range from 2.5 to 5.5V.
13
14
SDA
SCL
Serial Data I/O
SDA is a bidirectional pin with an open drain with internal pull-up resistor and is used to
transfer data into and out of a compatible EEPROM.
Serial Clock Line Output
The SCL output is an open drain with internal pull-up resistor and is used to clock data into
and out of a compatible EEPROM.
15
12
16
FCI
MO
Frequency Comparator Input
Schmitt trigger input for ring frequency discrimination.
Melody Generator Output
Melodies for tone ringing are generated on this output. The output signal is PDM.
MUTE
MuteOutput
This push-pull output is high during dialling and when mute key has been activated,
otherwise low.
17
MASK
MaskOutput
This push-pull output is high during pulsing (make and break periods).
Continues…
Rev. 3
2
March 1997
Data Sheet
AS2578 /B
PinDescriptioncont´d
Pin #
Symbol
Function
18
DPN
DialPulseOutput
This is the push-pull output for controlling the hook-switch transistor. It is low during on-
hook and break periods and high during off-hook (see timing diagrammes).
19
20
GL
GroundLoopOutput
This push-pull output is high during ground loop
VDD
PositivePowerSupply
KeyboardRows
21
22
23
24
R4
R3
R2
R1
25
C5
C6
Keyboard Column (AS2578)
This column is for the memory keys
Keyboard Column (AS2578B)
This column is for centrex keys (A - D keys). Automatic pause insertion and Temporary
MF select 1 are fixed enabled (AP open)
26
AP
Access Pause Select Input (AS2578)
This input is used to select the automatic access pause insertion or sliding cursor (no
centrex keys):
AP pin
High
Open
Low
Function
Sliding cursor enabled
Temporary MF select 2
Temporary MF select 1
Temporary MF select 1
Automatic pause insertion enabled
Sliding cursor and pause disabled
C5
Keyboard Column (AS2578B)
This column is for the memory keys
27
28
MV
Melody Volume Select Input
This input is used to select the volume of the melodies in 4 steps by connecting the MV
pin to row 1, 2, or 3. Leaving the pin open is the default setting (max. volume).
RR
RepetitionRateSelectInput
This input is used to select the repetition rate of the melodies. 4 different rates can be
selected by either leaving the pin open (default) or connecting it to column 1, 2, or 3.
Note: "Open" means ≥ 100 kΩ.
Power On Reset
Initial Setup
The on chip power on reset circuit monitors the supply
voltage (VDD). As long as VDD remains below the internal
reference voltage, Vref (typically 1.1V), the oscillator is
inhibited. When VDD rises above Vref (tRISE = 1 µs/V to 50
ms/V), aresetsignalisgeneratedtoassurecorrectstart-
up.
A low to high transition on the CE input will initiate an
automatic setup, i.e. the pin options are scanned and
(when an EEPROM is connected) the stored LM codes
and melody settings are read from the EEPROM. This is
done independently of the hook state (see timing
diagrammes).
3
Rev. 3
March 1997
Data Sheet
AS2578 /B
Furthermore, the mode can be selected by setting the
LM code (see setup menu). If no LM code is set, the
mode will be determined by the MODE pin.
ValidKeys
The keyscanning is enabled when CE or HS are high.
During setup the keyboard is disabled. A valid key is
detectedfromthekeyboardbyconnectingtheappropriate
row to the column. This can be done using an n x m
keyboard matrix with single contacts. Positive and
negative edges of each contact are debounced. The
debounce time is 15 ms.
When default LD mode is selected, a temporary change
to MF mode can be invoked by pressing * (AP = high,
AS2578 only) or Set, * , Set.
When the circuit is in temporary MF mode, each of the
following procedures revert it to default LD mode:
MuteKey
- pressing Set, * , Set ,
Themutekeyisonlyenabledwhenoff-hook.Depressing
the mute key activates and deactivates (toggle switch)
the MUTE output, when internal mute is inactive, i.e. in
speech mode.
- pressing recall key (by further entries of the recall key
the signalling mode will toggle between MF and LD,
- by next On-hook.
Any key entry overwrites a mute activated by the mute
key, and mute will be deactivated.
LastNumberRedial
LNR is a facility that allows resignalling of the last
manually dialled number without keying in all the digits
again. The LNR is repeatable.
Centrex Keys (AS2578B only)
The alphameric keys accommodate easy use of centrex
services. The A, B, C and D keys are only valid in MF
mode and are not storable. Pressing one of these keys
will invoke the appropriate MF tones to be transmitted.
The centrex keys are not stored in the RAM, but are
buffered in the FIFO, and subsequently entered digits
are also buffered in the FIFO.
The current contents of the RAM are overwritten by new
entries.
Amanuallyenterednumberisautomaticallystoredinthe
LNR RAM. The capacity of the RAM is 30 digits. If a
number greater than 30 digits is entered, the LNR facility
will be inhibited (until new entries < 31 digits) and further
entries will be buffered in FIFO.
Pressingtherecallkeyafterasequenceincludingcentrex
keys will reset the RAM counter, and subsequently
entereddigitswillbestoredintheRAM. IfMFselect(Set,
* , Set) has been invoked once, then all susequently
digits/data will be buffered in the FIFO.
Postdialled digits, i.e. digits manually entered after LNR
has been invoked, are not stored in RAM but buffered in
FIFO.
Memory Keys
The keys M1 to M3 are direct memory access keys and
the MEM key is used for abbreviated dialling.
RecallFunction
A recall activation will invoke a flash (timed loop break)
or a ground loop (GL) depending on the selected LM
code, which is stored in the external EEPROM (see
setup menu).
13 numbers can be stored in on chip RAM. Each number
can contain up to 20 digits (including pauses).
If no LM code is set, depressing the recall key will invoke
both a flash and a GL, however, in LD mode a Flash is
never executed.
IfanEEPROMisconnectedtotheserialbus, thecontent
of the RAM is written into the EEPROM when CE is
turned low indicating a power loss.
If recall is the first entry in a digit string, it will be stored
in LNR RAM when digit(s) are entered after the recall.
During programming multible pauses can be inserted by
pressing the LNR key.
If the recall key is depressed after a digit string has been
entered or dialled out, the recall will not be stored, and
subsequently entered digits will be stored in the LNR
RAM as the new number.
Memory dialling is cascadable.
ModeSelection
The default mode (LD or MF) can be selected by the
MODE pin.
If pressing the recall key is not followed by digit entries,
the LNR RAM remains intact.
4
Rev. 3
March 1997
Data Sheet
AS2578 /B
After a recall a pause will automatically be generated.
The pause time is 3 sec.
protocol. The protocol defines any device that sends
data onto the bus as a transmitter, and the receiving
deviceasthereceiver.TheAS2578/Barecontrollingthe
transfer and hence the master. The EEPROM being
controlled is the slave.
The ground loop (GL) has two pulse lengths, namely a
short of 500 ms and a long of 1250 ms.
Short GL: If the recall key is depressed for ≤ 540 ms, the
GL pulse is 500 ms.
The AS2578 /B will always initiate data transfer, and
providetheclockforbothtransmitandreceiveoperations.
Therefore, the protocol is for single master applications
only.
Long GL: If the recall key is depressed for > 540 ms, the
GL pulse is 1250 ms.
However, a temporary second master can be used to
writeintotheEEPROMwhentheAS2578/Baresupplied
and in idle state.
DuringredialagroundloopisonlyexecutedasalongGL
(1250 ms).
ClockandDataConventions
Data states on the SDA line can change only during SCL
low. SDA state changes during SCL high are reserved
for indicating start and stop conditions (see figure 1 and
2).
PauseGeneration
Pause introduces a delay in signalling digit strings to
accommodate second and subsequent dial tones.
StartCondition
Automaticpausesaregeneratedinthefollowingmanner:
- always after a recall independent of the AP pin
Allcommandsareprecededbythestartcondition, which
is a high to low transition of SDA when SCL is high. The
slave should continuously monitor the SDA and SCL
lines for the start condition and must not respond to any
command until this condition has been met.
- with automatic pause insertion enabled by pin option
or LM code, up to two pauses can be automatically
insertedatanylocationoftheoriginalentryintheRAM
(except location 1 of the digit string), when the mute
outputgoesinactive(inMFmodeformorethan1sec.)
before next entry.
StopCondition
All communications are terminated by a stop condition,
which is low to high transition of SDA when SCL is high.
The stop condition is also used to place the slave in the
standby power mode.
ApausereadfromtheRAMcanbeterminated(shortened)
prior to time out by a low level on AP pin (AS2578 only)
during the pause execution. The pause time is 3 sec.
Acknowledge
Acknowledge is a software convention used to indicate
successfuldatatransfers.Thetransmittingdevice,either
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle the receiver will
pull the SDA line low to acknowledge that it received the
eight bits of data (see figure 3).
During execution of a pause, mute is inactive, i.e. the
circuit is in speech mode.
Sliding Cursor Procedure (AS2578 only)
Toaccommodateredialling(LNR)behindaPABXwithout
using automatic pause generation, a sliding cursor
protocol is implemented. The sliding cursor is enabled
when AP = high. If new entries match the previous RAM
contents,pressingtheLNRkeywilldialouttheremaining
digits.
The slave should always respond with an acknowledge
afterrecognitionofastartconditionanditsslaveaddress.
If both the device and a write operation have been
selected, theslaveshouldrespondwithanacknowledge
after receipt of each subsequent eight bit word.
In the read mode, when the EEPROM has transmitted
eight bits of data, it should release the SDA line and
monitor the line for an acknowledge. If the AS2578 /B
respond with an acknowledge and does not generate a
stopcondition, theEEPROMshouldcontinuetotransmit
data. If the AS2578 /B do not respond with an
acknowledge, the EEPROM should terminate further
If there is an error in matching, the LNR will be inhibited
until next on-hook, and the RAM will contain the new
number.
Serial Interface
The AS2578 /B support a bidirectional bus oriented
5
Rev. 3
March 1997
Data Sheet
AS2578 /B
data transmission and await the stop condition to return
to the standby power mode.
ToneGenerator
The tone generator incorporates the DTMF tones and 3
basic frequencies for the tone ringer.
DTMF
SDA
SCL
The DTMF generator provides 8 frequencies, namely:
Low group
Row 1
Row 2
Row 3
Row 4
697 Hz
770 Hz
852 Hz
941 Hz
data
stable change
data
Figure 1 Data Validity
High group
Col. 1
1209 Hz
1336 Hz
1477 Hz
1633 Hz
Col. 2
Col. 3
Col. 6
SDA
SCL
(AS2578B only)
The MF tones are in accordance with CEPT
recommendations.
start
bit
stop
bit
ToneRinger(Melody)
The three basic frequencies of the melodies are:
Figure 2 Definition of Start and Stop
F1 = 800 Hz, F2 = 1067 Hz, and F3 = 1333 Hz (± 5%).
SCL from
master
1
8
9
The repetition rate can be set via key procedures or by
pin options as follows:
Data out
from Tx
Data out
from Rx
LM code
1
Repetition rate
1 time (50 ms pause)
acknowledge
start
2 (default)
3
4
4 times
7 times
10 times
Figure 3 Acknowledge Response From Receiver
Repetition rate means that a sequence of 6 frequencies
is repeated 1 to 10 times within 1 sec. For LM code 1 a
pause of 50 ms is inserted between the frequencies to
allow a better recognition of the melodies.
FrequencyComparator
The frequency comparator monitors that the ring signal
is in the limits as shown in figure 4.
The sequence of the frequencies is controlled by the
sequence register as follows:
Tol.
MUST
DETECT
Sequence F1 F2 F3 F1 F2 F3 …
Ring
frequency
The volume of the melodies (MO output) can be set as
follows:
20
30
40
50
60
70
(Hz)
LM code
Volume
Steps
Figure 4 Detection Window of Ringing Signal
1
2
3
- 17.5 dB
- 11.5 dB
- 5.5 dB
When a continious valid ring signal is present for 80 ms,
the melody generator is activated and remains active
until two or more periods of the ring signal are missing.
6 dB
6 dB
4
(default)
0 dB 5.5 dB
6
Rev. 3
March 1997
Data Sheet
AS2578 /B
LMCodesandPinOptions
LMcode
02-2*
02-3
-
Pinoption
AP = L
Function
Automatic pause insertion: off
Automatic pause insertion: on
Automatic pause insertion: off
Sliding cursor: off
Sliding cursor: off
Sliding cursor: on
MF select 1
AP = Hi-Z
AP = H
MODE = L
MODE = H
-
MF select 1
MF select 2
033*
033*
036
LD mode 40/60
LD mode 33/66
MF mode
GL
GL
GL
037
-
MF mode
Flash
-
MODE = Hi-Z
-
MF mode
GL + Flash
250
Resets all user settings to default and clears all RAM contents
Clears all RAM contents
258
-
5 - 4*
5 - 3
5 - 2
5 -1
MV = Hi-Z
MV = R3
MV = R2
MV = R1
RR = Hi-Z
RR = C1
RR = C2
RR = C3
Melody volume:
Melody volume:
Melody volume:
Melody volume:
Repetition rate:
Repetition rate:
Repetition rate:
Repetition rate:
0 dB
- 5.5 dB
- 11.5 dB
- 17.5 dB
1 time (50 ms pause)
4 times
6 - 1
6 - 2*
6 - 3
6 - 4
7 times
10 times
Note 1: ProgramminganLMcodeoverwritespinoptions,however,LMcode033canonlybeselectedwhentheMODE
pin is connected to either high or low for selecting the make/break ratio. Not valid LM codes are ignored. LM
codes with a '*' are default settings.
Note 2: When the AP pin is pulled low during execution of a pause, the pause will be terminated.
Note 3: AP pin option not available on AS2578B.
7
Rev. 3
March 1997
Data Sheet
AS2578 /B
OperatingProcedures
ProcedurePrinciples
The procedures for utilizing the features of the AS2578 /B are optimized out of consideration for the human factor in
order to:
- meet the user´s expectations
- be easy to learn and relearn
- not invoke any automatic functions which the user doesn´t expect
- protect the user from committing critical errors, e.g. dialling wrong numbers, etc.
- be consistent, simple and usable
- meet the German 1 TR 2 and ETR 2 specifications.
Symbols
States:
Entries:
Processing:
Idle (on-hook,
no ringing)
sec
or
X
Time out (x sec.)
Going off-hook
Going on-hook
Dialling
(LD or MF)
Ringing
Storing (writing into
RAM or EEPROM)
KEY
Pressing a key
Speech mode
Privacy mute
Processing
according to text
TEXT
Entering a
number
Melodies activated
(ringing)
Entry according
to text
TEXT
Programming
= reading from
memory
Enter
password
1590
False programme
entry
Invalid entry
State according
to text
TEXT
8
Rev. 3
March 1997
Data Sheet
AS2578 /B
Setup Procedures
SET
ANY OTHER
ENTRY
5 or 6
M1-3
MEM
1
*
Storing Direct Numbers
Temporary MF Select
Programming Melody
Storing Indirect Numbers
LM Codes:
LNR
FALSE
1590
022 = no AP, no SC
023 = AP, no SC
Clear
Procedures
033 = LD (MODE pin = VDD or Vss), GL
036 = MF, GL
ANY OTHER
ENTRY
037 = MF, FL
LNR
250 = Resets all settings to default, inhibits LNR
and memories
258 = Inhibits LNR and memories
LM Codes
022 or 023 or
033 or 036 or 037
ANY OTHER
SEQUENCE
LM Code
250
LM Code
258
LNR
LNR
LNR
SET
SET
SET
Resets all
settings
to default
022, 023 executed.
033, 036, 037
buffered
022, 023 executed.
033, 036, 037
buffered
LNR
Exit programme state
sec
40
SET
9
Rev. 3
March 1997
Data Sheet
AS2578 /B
ClearProcedures
SET
ANY OTHER
ENTRY
5 or 6
M1-3
MEM
1
*
Storing Direct Numbers
Temporary MF Select
Programming Melody
Storing Indirect Numbers
ANY OTHER
ENTRY
LNR
1590
Setup Procedures
LM Codes:
ANY OTHER
SEQUENCE
LM Code
258
258 = Inhibits LNR and memories
LNR
SET
LNR
Exit programme state
SET
sec
40
10
Rev. 3
March 1997
Data Sheet
AS2578 /B
ProgrammingMelody
SET
ANY OTHER
ENTRY
5 or 6
M1-3
MEM
1
*
Storing Direct Numbers
Temporary MF Select
Setup Procedures
&
Storing Indirect Numbers
Clear Procedure
Key
1, 2, 3, or 4
ANY OTHER
ENTRY
IGNORED
LM Codes:
(5) 1 = Melody volume - 17.5 dB
(5) 2 = Melody volume - 11.1 dB
(5) 3 = Melody volume - 5.5 dB
SET
(5) 4 = Melody volume
0 dB (default)
(6) 1 = Repetition rate 1
(6) 2 = Repetition rate 4 (default)
(6) 3 = Repetition rate 7
Executing
LM Code
(6) 4 = Repetition rate 10
Exit programme state
SET
sec
40
11
Rev. 3
March 1997
Data Sheet
AS2578 /B
ProgrammingVolumeofMelodyDuringRinging
RINGING
Key
1, 2, 3, or 4
ANY OTHER
ENTRY
Only one change during a
ringing phase!
IGNORED
LM Codes:
1 = Volume - 17.5 dB
2 = Volume - 11.5 dB
3 = Volume - 5.5 dB
4 = Volume
0 dB (default)
Executing
LM Code
End of ringing
12
Rev. 3
March 1997
Data Sheet
AS2578 /B
Temporary MF Select 1
(AP pin = open or low)
RAM
FIFO
Set, * , Set
Pressing any other key does not
change the state.
D
FIFO
Set, * , Set
R
2
1
FIFO
FIFO
Set, * , Set
R
EXIT FIFO
13
Rev. 3
March 1997
Data Sheet
AS2578 /B
Temporary MF Select 2 (AS2578 only)
(AP pin = high)
RAM
FIFO
Set, * , Set
Pressing any other
key does not
*
change the state.
D
FIFO
Set, * , Set
R
2
1
FIFO
FIFO
Set, * , Set
R
*
EXIT FIFO
14
Rev. 3
March 1997
Data Sheet
AS2578 /B
Automatic Dialling
MEM
0 - 9
M1-3
LNR
or
Postdialled digits are not stored
but buffered in FIFO
15
Rev. 3
March 1997
Data Sheet
AS2578 /B
Storing Numbers
SET
ANY OTHER
ENTRY
5 or 6
1
*
Temporary MF Select
Set Procedures
Programming
Melody
M1-3
MEM
0 - 9
M1-3
MEM
M1-3
M1-3
MEM
SET
Exit programme state
SET
40
sec
CLEARS SAID
RAM MEMORY
LOCATION
CLEARS SAID
RAM MEMORY
LOCATION
16
Rev. 3
March 1997
Data Sheet
AS2578 /B
PrivacyMute
MUTE
17
Rev. 3
March 1997
Data Sheet
AS2578 /B
ElectricalCharacteristics
AbsoluteMaximumRatings
Positive Supply Voltage...................................................................................................................-0.3V ≤ VDD ≤ 7V
Input Current ................................................................................................................................................± 25 mA
Digital Input Voltage......................................................................................................VSS - 0.3V ≤ VIN ≤ VDD + 0.3V
Electrostatic Discharge (HBM) ........................................................................................................................±800V
Storage Temperature ......................................................................................................................-65°C to +125°C
Recommended Operating Conditions
Supply Voltage (except DTMF) .....................................................................................................2.2V ≤ VDD ≤ 5.5V
Supply Voltage (DTMF).................................................................................................................2.5V ≤ VDD ≤ 5.5V
Oscillator Frequency ..................................................................................................................................3.58 MHz
Operating Temperature....................................................................................................................- 25°C to +70°C
DC Characteristics (Default conditions: recommended operating conditions; outputs unloaded; VDD = 3.5V;
AP and MODE = Vss; unless otherwise specified))
Symbol
IDD0
IDD
Parameter
Conditions
HS = L; CE = L
HS = H; Osc. = 0
no tones
Min
Typ
Max
0.1
Units
µA
Standby Current
Standby Current
Operating Current
Operating Current
Input Voltage, Low
Line Voltage, High
Output Current, Sink
Output Current, Source
Pull-down Resistor
Pull-down Resistor
3.6
µA
IDD
400
0.9
700
µA
IDD
MF/melody
1.5
mA
V
VIL
VSS
0.2 VDD
VDD
VIH
0.8 VDD
V
IOL
VOL = 0.4V
1.5
1
mA
mA
MΩ
MΩ
IOH
VOH = VDD - 0.4V
RHS
RCE
1
1
AC Charateristics (Default conditions: recommended operating conditions)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
ms
tS
Clock Startup Time
Key Debounce Time
HS Debounce Time
Setup Time
5
tD
14.7
14.7
ms
tHS
tSU
ms
100
ms
Continues…
Rev. 3
19
March 1997
Data Sheet
AS2578 /B
ACCharacteristicsCont´d
Symbol
Parameter
DTMF
Conditions
Min
Typ
Max
Units
VMF
∆VL-H
THD
tTD
MF Tone Level
High group, RL = 15 kΩ
-12.3
2.0
-10.8
2.4
-9.3
2.8
-23
85
85
5
dBm
dB
Preemphasis Low to High RL = 15 kΩ
Distortion (0.3 - 4 kHz)
Tone Duration
Inter Tone Pause
Tone Rise Time
Tone Fall Time
LD
RL = 15 kΩ, note 3
dBr
ms
ms
ms
ms
Note 1
Note 1
Note 2
Note 2
80
80
82.3
82.3
tITP
tTR
tTF
5
tDR
Dial Rate
±5%
10
40.8/61.2
33/66
840
pps
ms
ms
ms
tM/B
Make/Break Period
±5%, MODE = low
±5%, MODE = high
tIDP
tMO
Inter Digit Pause
Mute Overhang
800
880
tM
tFD
Flash Duration
100
495
1200
2.9
102
505
1300
3.1
ms
ms
ms
sec
tGLS
tGLL
tAP
Ground Loop, Short
Ground Loop, Long
Automatic Pause
Melody
R key ≤ 540 ms
500
1250
3.0
R key > 540 ms
VMO
tMD
F1
F2
F3
tDT
Melody Output
PDM
Melody Delay
10
830
1110
1385
85
ms
Hz
Hz
Hz
ms
ms
Hz
Hz
Frequency 1
770
1025
1280
80
800
1067
1333
Frequency 2
Frequency 3
Detection Time
Detection Time-out
Min. Detection Frequency
Max. Detection Frequency
tTO
note 4
20
fMIN
fMAX
19
58
21
60
59
Note 1: The values are valid during automatic dialling and are minimum values during manual dialling, i.e. the tones will
continue as long as the key is depressed.
Note 2: The rise time is the time from 10% of final value till the tone amplitude has reached 90 % of its final value.
Note 3: Relative to high group.
Note 4: The FCI circuit is reset by POR and on-hook. After a reset the FCI circuit is in a standby state. A positive edge on FCI
will start the 73 ms timer and the frequency discrimination is initiated. Whenever a period of the ring frequency is
missing, the timer is reset. When a valid ring signal is present for ≥ 73 ms, the melody generator is started and is
directly controlled by a valid signal from the FCI circuit. This condition will remain until a new reset.
20
Rev. 3
March 1997
Data Sheet
AS2578 /B
PinConfigurations
C4
C3
C4
C3
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
RR
MV
AP
C5
R1
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
RR
MV
C5
C6
R1
2
2
C2
C2
3
3
C1
C1
4
4
HS
HS
5
5
MODE
CE
MODE
CE
6
R2
R3
6
R2
R3
7
7
OSC2
R4
OSC2
R4
8
8
OSC1
Vss
V
DD
OSC1
Vss
VDD
GL
9
9
GL
10
11
12
13
14
10
11
12
13
14
TONE
DP
TONE
DP
MASK
MUTE
MASK
MUTE
MO
MO
SDA
SDA
SCL
SCL
FCI
FCI
28 Pin DIP
HS
C5
1
HS
MODE
CE
C6
R1
R2
R3
1
MODE
R1
R2
CE
R3
OSC2
OSC1
Vss
AS2578
OSC2
OSC1
Vss
AS2578B
R4
R4
VDD
GL
VDD
GL
TONE
TONE
28 Pin PLCC
21
Rev. 3
March 1997
Data Sheet
AS2578 /B
Ordering Information:
Part Number Package
Pin 25
C5
C5
C6
C6
Pin 26
AP
AP
C5
C5
AS2578 P
AS2578 N
AS2578B P
AS2578B N
28 pin DIP
28 pin PLCC
28 pin DIP
28 pin PLCC
Applications:
For application support contact your local AMS sales office.
Devices sold by Austria Mikro Systeme are covered by the warranty and patent indemnification provisions appearing in its Term of
Sale. Austria Mikro Systeme makes no warranty, express, statutory, implied, or by description regarding the information set forth
herein or regarding the freedom of the described devices from patent infringement. Austria Mikro Systeme reserves the right to
changespecificationsandpricesatanytimeandwithoutnotice.Therefore,priortodesigningthisproductintoasystem,itisnecessary
to check with Austria Mikro Systeme for current information. This product is intended for use in normal commercial applications.
Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as
military, medical life-support or life-sustaining equipment are specificallynot recommended without additional processing by Austria
Mikro Systeme for each application.
Copyright 1995-7, Austria Mikro Systeme International AG, Schloss Premstätten, 8141 Unterpremstätten, Austria. Trademarks
Registered . All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without
the prior written consent of the copyright owner.
22
Rev. 3
March 1997
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明