AT24C64D [ATMEL]
electrically erasable and programmable read only memory; 电可擦除和可编程只读存储器
| 型号： | AT24C64D |
| 厂家： | 
ATMEL |
| 描述： | electrically erasable and programmable read only memory |
| 文件： | 总26页 (文件大小：1387K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Low-voltage and Standard-voltage Operation
– VCC = 1.7 to 5.5V
• Internally Organized 4096 x 8, 8192 x 8
• 2-Wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bi-directional Data Transfer Protocol
• 1MHz (5.0V) and 400KHz (1.8V Compatibility)
• Write Protect Pin for Hardware Data Protection
• 32-Byte Page Write Mode (Partial Page Writes Allowed)
• Self-Timed Write Cycle (5ms max)
• High Reliability
2-Wire Serial
Electrically
Erasable and
Programmable
Read-only
Memory
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
• Lead-free/Halogen-free Devices
• 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, 5-lead SOT23
and 8-ball VFBGA
• Die Sales: Wafer Form, Waffle Pack and Bumped Wafers
Description
32K (4096 x 8)
The Atmel® AT24C32D/64D provides 32,768-/65,536-bits of serial electrically eras-
able and programmable read only memory (EEPROM) organized as 4096/8192 words
of 8-bits each. The device’s cascadable feature allows up to eight devices to share a
common 2-wire bus. The device is optimized for use in many industrial and commer-
cial applications where low power and low voltage operation are essential. The
AT24C32D/64D is available in space saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-
lead UDFN, 8-lead XDFN, 5-lead SOT23 and 8-ball VFBGA and is accessed via a 2-
wire serial interface. In addition, the entire family operates from 1.7V to 5.5V.
64K (8192 x 8)
Atmel AT24C32D
Atmel AT24C64D
8-lead SOIC
Table 0-1.
Pin Configurations
8-lead TSSOP
A0
A1
VCC
1
2
3
4
8
7
6
5
A0
A1
1
2
3
4
8
7
6
5
VCC
Pin Name
A0 - A2
SDA
Function
WP
WP
Address Inputs
Serial Data
2-Wire, 32K
A2
SCL
SDA
A2
SCL
SDA
GND
GND
Serial E2PROM
SCL
Serial Clock Input
Write Protect
8-lead XDFN
8-lead UDFN
WP
8
7
6
5
1
2
3
4
8
7
6
5
1
2
3
4
VCC
A0
VCC
WP
A0
A1
A2
WP
SCL
SDA
A1
Note:
For use of 5-lead SOT23,
the software A2, A1, and A0
bits in the device address
word must be set to zero to
properly communicate
A2
SCL
SDA
GND
GND
Bottom View
8-ball VFBGA
Bottom View
5-lead SOT23
SCL
GND
SDA
WP
VCC
1
2
3
5
4
VCC
WP
8
7
6
5
1
2
3
4
A0
A1
SCL
SDA
A2
GND
Bottom View
8717B–SEEPR–6/10
1.
Absolute Maximum Ratings*
*NOTICE:
Stresses beyond those listed under
“Absolute Maximum Ratings” may cause
permanent damage to the device. This is a
stress rating only and functional operation
of the device at these or any other
Operating Temperature............................... -55 to +125C
Storage Temperature .................................. -65 to +150C
Voltage on Any Pin
with Respect to Ground................................. -1.0 to +7.0V
conditions beyond those indicated in the
operational sections of this specification is
not implied. Exposure to absolute maximum
rating conditions for extended periods may
affect device reliability.
Maximum Operating Voltage.................................... 6.25V
DC Output Current .................................................. 5.0mA
Figure 1-1. Block Diagram
VCC
GND
WP
START
STOP
LOGIC
SCL
SDA
SERIAL
CONTROL
LOGIC
EN
H.V. PUMP/TIMING
LOAD
COMP
LOAD
DATA WORD
DATA RECOVERY
EEPROM
DEVICE
ADDRESS
COMPARATOR
INC
A2
A1
A0
R/W
ADDR/COUNTER
SERIAL MUX
Y DEC
DOUT/ACK
LOGIC
DIN
DOUT
2
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
2.
Pin Description
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and
negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may
be wire-ORed with any number of other open-drain or open collector devices.
DEVICE/ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired or left
not connected for hardware compatibility with other Atmel® AT24CXX devices. When the pins are hardwired, as
many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in
detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally
pulled down to GND if the capacitive coupling to the circuit board VCC plane is <3pF. If coupling is >3pF, Atmel
recommends connecting the address pins to GND.
WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When
WP is connected high to VCC, all write operations to the memory are inhibited. If the pin is left floating, the WP pin
will be internally pulled down to GND if the capacitive coupling to the circuit board VCC plane is <3pF. If coupling is
>3pF, Atmel recommends connecting the pin to GND.
3
8717B–SEEPR–6/10
3.
Memory Organization
Atmel AT24C32D/64D, 32/64K SERIAL EEPROM: The 32K/64K is internally organized as 128/256 pages of 32-
bytes each. Random word addressing requires a 12-/13-bit data word address.
Table 3-1.
Applicable over recommended operating range from TA = 25C, f = 1.0MHz, VCC = +1.7V to 5.5V
Pin Capacitance(1)
Symbol
CI/O
Test Condition
Max
8
Units
pF
Conditions
VI/O = 0V
VIN = 0V
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, SCL)
CIN
6
pF
Note:
1. This parameter is characterized and is not 100% tested
Table 3-2.
DC Characteristics
Applicable over recommended operating range from: TAI = -40 to +85C, VCC = +1.7V to +5.5V (unless otherwise noted)
Symbol
VCC1
ICC1
Parameter
Test Condition
Min
Typ
Max
5.5
1.0
3.0
1.0
6.0
Units
V
Supply Voltage
Supply Current
Supply Current
1.7
VCC = 5.0V
VCC = 5.0V
READ at 400kHz
WRITE at 400kHz
0.4
2.0
mA
mA
µA
ICC2
VCC = 1.7V
Standby Current
(+1.7V option)
ISB1
VIN = VCC or VSS
VCC = 5.5V
µA
Input Leakage
Current VCC = 5.0V
ILI
VIN = VCC or VSS
0.10
0.05
3.0
3.0
µA
µA
Output Leakage
Current VCC = 5.0V
ILO
VOUT = VCC or VSS
VIL
Input Low Level(1)
Input High Level(1)
Output Low Level
Output Low Level
0.6
VCC x 0.3
VCC + 0.5
0.4
V
V
V
V
VIH
VCC x 0.7
VOL2
VOL1
VCC = 3.0V
VCC = 1.7V
IOL = 2.1mA
IOL = 0.15mA
0.2
Note:
1. VIL min and VIH max are reference only and are not tested
4
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
Table 3-3.
AC Characteristics
Applicable over recommended operating range from TAI = -40C to +85C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and
100pF (unless otherwise noted)
1.7V
5.0V
Symbol
fSCL
tLOW
tHIGH
ti
Parameter
Min
Max
Min
Max
Units
kHz
µs
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time(1)
Clock Low to Data Out Valid
400
1000
1.3
0.6
0.4
0.4
µs
100
0.9
50
ns
tAA
0.05
1.3
0.05
0.5
0.55
µs
Time the bus must be free before a new
transmission can start(1)
tBUF
µs
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tR
Start Hold Time
0.6
0.6
0
0.25
0.25
0
µs
Start Set-up Time
Data In Hold Time
Data In Set-up Time
Inputs Rise Time(1)
Inputs Fall Time(1)
Stop Set-up Time
Data Out Hold Time
Write Cycle Time
25°C, Page Mode, 3.3V
µs
µs
100
100
ns
0.3
0.3
µs
tF
300
100
ns
tSU.STO
tDH
0.6
50
0.25
50
µs
ns
tWR
5
5
ms
Endurance(1)
1,000,000
Write Cycles
Notes: 1. This parameter is ensured by characterization
2. AC measurement conditions:
RL (connects to VCC): 1.3k (2.5V, 5.0V), 10k (1.7V)
Input pulse voltages: 0.3 VCC to 0.7 VCC
Input rise and fall times: 50ns
Input and output timing reference voltages: 0.5 VCC
5
8717B–SEEPR–6/10
4.
Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA
pin may change only during SCL low time periods (refer to “Data Validity” diagram). Data changes during SCL
high periods will indicate a start or stop condition as defined below.
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any
other command (refer to “Start and Stop Definition” diagram).
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power mode (refer to “Start and Stop Definition” diagram).
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words.
The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.
STANDBY MODE: The Atmel® AT24C32D/64D features a low power standby mode which is enabled:
• Upon power-up
• After the receipt of the Stop bit and the completion of any internal operations.
SOFTWARE RESET: After an interruption in protocol, power loss or system reset, and 2-wire part can be protocol
reset by following these steps:
• Create a start bit condition
• Clock nine cycles
• Create another start bit followed by stop bit condition as shown below.
The device is ready for next communication after above steps have been completed.
Figure 4-1. Software Reset
Dummy Clock Cycles
3
Start bit
Stop bit
Start bit
1
2
8
9
SCL
SDA
6
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
Figure 4-2. Bus Timing
SCL: Serial Clock, SDA: Serial Data I/O
tHIGH
tF
tR
tLOW
tLOW
SCL
tSU.STA
tHD.STA
tHD.DAT
tSU.DAT
tSU.STO
SDA IN
tAA
tDH
tBUF
SDA OUT
Figure 4-3. Write Cycle Timing
SCL: Serial Clock, SDA: Serial Data I/O
SCL
SDA
ACK
8th BIT
WORDn
(1)
t
wr
START
CONDITION
STOP
CONDITION
Notes: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal
clear/write cycle
7
8717B–SEEPR–6/10
Figure 4-4. Data Validity
SDA
SCL
DATA STABLE
DATA STABLE
DATA
CHANGE
Figure 4-5. Start and Stop Definition
SDA
SCL
START
STOP
Figure 4-6. Output Acknowledge
1
8
9
SCL
DATA IN
DATA OUT
START
ACKNOWLEDGE
8
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
5.
Device Addressing
The 32K/64K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a
read or write operation (see Figure 7-1 on page 10 ). The device address word consists of a mandatory one, zero
sequence for the first four most significant bits as shown. This is common to all 2-wire EEPROM devices.
The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus.
These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal
proprietary circuit that biases them to a logic low condition if the pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is
high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will
return to standby state.
DATA SECURITY: The Atmel® AT24C32D/64D has a hardware data protection scheme that allows the user to
write protect the entire memory when the WP pin is at VCC
.
6.
Write Operations
BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and
acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the
first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing
device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the
EEPROM enters an internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this
write cycle and the EEPROM will not respond until the write is complete (see Figure 7-2 on page 10).
PAGE WRITE: The 32K/64K EEPROM is capable of 32-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after
the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the
microcontroller can transmit up to 31 more data words. The EEPROM will respond with a zero after each data word
received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 7-3 on
page 11).
The data word address lower five bits are internally incremented following the receipt of each data word. The
higher data word address bits are not incremented, retaining the memory page row location. When the word
address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the
same page. If more than 32 data words are transmitted to the EEPROM, the data word address will “roll over” and
previous data will be overwritten.
ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are
disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device
address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has
completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.
9
8717B–SEEPR–6/10
7.
Read Operations
Read operations are initiated the same way as write operations with the exception that the read/write select bit in
the device address word is set to one. There are three read operations: current address read, random address
read and sequential read.
CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during
the last read or write operation, incremented by one. This address stays valid between operations as long as the
chip power is maintained. The address “roll over” during read is from the last byte of the last memory page, to the
first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first
byte of the same page.
Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM,
the current address data word is serially clocked out. The microcontroller does not respond with an input zero but
does generate a following stop condition (see Figure 7-4 on page 11).
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data word address. Once
the device address word and data word address are clocked in and acknowledged by the EEPROM, the
microcontroller must generate another start condition. The microcontroller now initiates a current address read by
sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and
serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following
stop condition (see Figure 7-5 on page 11).
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read.
After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives
an acknowledge, it will continue to increment the data word address and serially clock out sequential data words.
When the memory address limit is reached, the data word address will “roll over” and the sequential read will
continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but
does generate a following stop condition (see Figure 7-6 on page 11).
Figure 7-1. Device Address
1
0
1
0
A2 A1 A0 R/W
LSB
MSB
Figure 7-2. Byte Write
S
T
A
W
R
I
S
T
DEVICE
FIRST
SECOND
R
T
T
E
O
P
DATA
ADDRESS
WORD ADDRESS
WORD ADDRESS
t
SDA LINE
M
S
B
L R A
M
S
B
A
C
K
L A
A
C
K
S /
C
S C
B K
B W K
Notes: 1. * = DON'T CARE bits
2. t = DON'T Care bit for Atmel AT24C32D
10
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
Figure 7-3. Page Write
S
T
A
W
R
I
S
T
DEVICE
R
FIRST
SECOND
T
E
O
ADDRESS
DATA (n)
DATA (n + x)
T
WORD ADDRESS (n) WORD ADDRESS (n)
P
t
SDA LINE
M
S
B
L R A
S / C
B W K
A
A
A
C
K
A
C
K
C
K
C
K
Notes: 1. * = DON’T CARE bits
2. t = DON’T CARE bit for Atmel AT24C32D
Figure 7-4. Current Address Read
S
T
A
R
T
R
E
A
D
S
T
DEVICE
O
P
ADDRESS
SDA LINE
M
S
B
L R A
S / C
B W K
N
O
DATA
A
C
K
Figure 7-5. Random Read
S
T
A
S
W
R
I
T
A
R
T
R
E
A
D
S
T
1st, 2nd WORD
ADDRESS n
DEVICE
DEVICE
R
T
O
P
T
E
ADDRESS
ADDRESS
SDA LINE
M
S
B
L R A
A
A
N
O
DATA n
S /
C
C
K
C
K
B W K
A
C
K
DUMMY WRITE
Notes: 1. * = DON’T CARE bits
Figure 7-6. Sequential Read
R
E
S
A
C
K
A
C
K
A
C
K
T
O
P
DEVICE
A
ADDRESS
D
SDA LINE
R A
/ C
N
O
DATA n
DATA n + 1
DATA n + 2
DATA n + 3
W K
A
C
K
11
8717B–SEEPR–6/10
8.
Ordering Code Detail
A T 2 4 C 3 2 D - S S H M - B
Atmel Designator
Product Family
Device Density
Shipping Carrier Option
B or blank = Bulk (tubes)
T= Tape and reel
Operating Voltage
M = 1.7V to 5.5V
Package Device Grade or
32 = 32k
64 = 64k
Wafer/Die Thickness
H = Green, NiPdAu lead finish
Industrial Temperature range
(-40°C to +85°C)
Device Revision
U = Green, matte Sn lead finish
Industrial Temperature range
(-40°C to +85°C)
11= 11mil wafer thickness
Package Option
SS = JEDEC SOIC
X
= TSSOP
MA = UDFN
ME = XDFN
ST = SOT23
C
= VFBGA
WWU= Wafer unsawn
WDT = Die in Tape and Reel
12
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
9.
Part Markings
Atmel AT24C32D
Atmel AT24C32D-SSHM
Top Mark
9.1
Seal Year
|
|
Seal Week
Y = SEAL YEAR
8:2008
WW = SEAL WEEK
|
|
2: 2012
02 = Week 2
04 = Week 4
:: : :::: :
:: : :::: ::
50 = Week 50
52 = Week 52
|---|---|---|---|---|---|---|---|
9:2009
0:2010
1:2011
3: 2013
A
T
M
L
H
Y
W
W
4: 2014
5: 2015
|---|---|---|---|---|---|---|---|
3
2
D
M
@
|---|---|---|---|---|---|---|---|
*
LOT NUMBER
@ = Country of Assembly
BOTTOM MARK
|---|---|---|---|---|---|---|---|
|
PIN 1 INDICATOR (DOT)
No Bottom Mark
Atmel AT24C32D-XHM
Top Mark
PIN 1 INDICATOR (DOT)
Y = SEAL YEAR
WW = SEAL WEEK
02 = Week 2
04 = Week 4
:: : :::: :
:: : :::: ::
50 = Week 50
52 = Week 52
|
*
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|---|---|---|
A
T
H
Y
W
W
|---|---|---|---|---|---|
3
2
D
M
@
|---|---|---|---|---|---|
ATMEL LOT NUMBER
@ = Country of Assembly
No Bottom Mark
|---|---|---|---|---|---|---|
Atmel AT24C32D-MAHM
Top Mark
Y = YEAR OF ASSEMBLY
|---|---|---|
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
3
2
D
|---|---|---|
Y = SEAL YEAR
H
M
@
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|
Y
T
C
|---|---|---|
*
|
PIN 1 INDICATOR (DOT)
13
8717B–SEEPR–6/10
Atmel AT24C32D-MEHM
Top Mark
Y = YEAR OF ASSEMBLY
|---|---|---|
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
Y = SEAL YEAR
3
2
D
|---|---|---|
Y
T
C
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|
*
|
PIN 1 INDICATOR (DOT)
Atmel AT24C32D-STUM
Top Mark
|---|---|---|---|---|
BD= Device Code
Line 1 -------->
B
D
M
W
U
M = Operating Voltage
W = Write Protect Feature
U = Material Set
|---|---|---|---|---|
*
|
PIN 1 INDICATOR (DOT)
Bottom Mark
|---|---|---|---|
Y = One Digit Year Code
M = Seal Month
Y
M
T
C
|---|---|---|---|
TC= Trace Code
Atmel AT24C32D-CUM
Top Mark
|---|---|---|---|
Y = One Digit Year Code
Line 1 ------->
3
2
D
U
8:2008
9:2009
0:2010
1: 2011
2: 2012
3: 2013
|---|---|---|---|
Y
M
T
C
|<--PIN 1 THIS CORNER
M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
A = JANUARY
B = FEBRUARY
" " """"""""
J = OCTOBER
K = NOVEMBER
L = DECEMBER
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
(e.g. XX = AA, AB... YZ, ZZ)
14
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
9.2
Atmel AT24C64D
Atmel AT24C64D-SSHM
Top Mark
Seal Year
|
|
Seal Week
Y = SEAL YEAR
8:2008
WW = SEAL WEEK
|
|
2: 2012
02 = Week 2
04 = Week 4
:: : :::: :
:: : :::: ::
50 = Week 50
52 = Week 52
|---|---|---|---|---|---|---|---|
9:2009
0:2010
1:2011
3: 2013
A
T
M
L
H
Y
W
W
4: 2014
5: 2015
|---|---|---|---|---|---|---|---|
6
4
D
M
@
|---|---|---|---|---|---|---|---|
*
LOT NUMBER
@ = Country of Assembly
BOTTOM MARK
|---|---|---|---|---|---|---|---|
|
PIN 1 INDICATOR (DOT)
No Bottom Mark
Atmel AT24C64D-XHM
Top Mark
PIN 1 INDICATOR (DOT)
Y = SEAL YEAR
WW = SEAL WEEK
02 = Week 2
04 = Week 4
:: : :::: :
:: : :::: ::
50 = Week 50
52 = Week 52
|
*
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|---|---|---|
A
T
H
Y
W
W
|---|---|---|---|---|---|
6
4
D
M
@
|---|---|---|---|---|---|
ATMEL LOT NUMBER
@ = Country of Assembly
No Bottom Mark
|---|---|---|---|---|---|---|
Atmel AT24C64D-MAHM
Top Mark
Y = YEAR OF ASSEMBLY
|---|---|---|
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
6
4
D
|---|---|---|
Y = SEAL YEAR
H
M
@
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|
Y
T
C
|---|---|---|
*
|
PIN 1 INDICATOR (DOT)
15
8717B–SEEPR–6/10
Atmel AT24C64D-MEHM
Top Mark
Y = YEAR OF ASSEMBLY
|---|---|---|
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
Y = SEAL YEAR
6
4
D
|---|---|---|
Y
T
C
8:2008
9:2009
0:2010
1:2011
2: 2012
3: 2013
4: 2014
5: 2015
|---|---|---|
*
|
PIN 1 INDICATOR (DOT)
Atmel AT24C64D-CUM
Top Mark
|---|---|---|---|
Y = One Digit Year Code
Line 1 ------->
6
4
D
U
8:2008
9:2009
0:2010
1: 2011
2: 2012
3: 2013
|---|---|---|---|
Y
M
T
C
|<--PIN 1 THIS CORNER
M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
A = JANUARY
B = FEBRUARY
" " """"""""
J = OCTOBER
K = NOVEMBER
L = DECEMBER
TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK)
(e.g. XX = AA, AB... YZ, ZZ)
16
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
10. Ordering Codes
Atmel AT24C32D Ordering Information
Ordering Code
Voltage
Package
Operation Range
AT24C32D-SSHM-B(1) (NiPdAu Lead Finish)
AT24C32D-SSHM-T(2) (NiPdAu Lead Finish)
AT24C32D-XHM-B(1) (NiPdAu Lead Finish)
AT24C32D-XHM-T(2) (NiPdAu Lead Finish)
AT24C32D-MAHM-T(2) (NiPdAu Lead Finish)
AT24C32D-MEHM-T(2) (NiPdAu Lead Finish)
AT24C32D-STUM-T(2)
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
8S1
8S1
8A2
Lead-free/Halogen-free
Industrial Temperature
8A2
(-40C to +85C)
8Y6
8ME1
5TS1
8U3-1
AT24C32D-CUM-T(2)
Industrial Temperature
AT24C32D-WWU11M(3)
1.7 to 5.5
Die Sale
(-40C to +85C)
Notes: 1. “-B” denotes bulk delivery
2. “-T” denotes tape and reel delivery. SOIC = 4K/reel. TSSOP, UDFN, XDFN, SOT23 and VFBGA = 5K/reel
3. For Wafer sales, please contact Atmel Sales
Package Type
8S1
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8-lead, 4.4mm Body, Plastic, Thin Shrink Small Outline Package (TSSOP)
8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin Dual no Lead Package (UDFN)
8-lead, 1.80mm x 2.20mm Body, (XDFN)
8A2
8Y6
8ME1
5TS1
8U3-1
5-lead, 1.60mm Body, Plastic Thin Shrink Small Outline Package (SOT-23)
8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)
17
8717B–SEEPR–6/10
Atmel AT24C64D Ordering Information
Ordering Code
Voltage
Package
Operation Range
AT24C64D-SSHM-B(1) (NiPdAu Lead Finish)
AT24C64D-SSHM-T(2) (NiPdAu Lead Finish)
AT24C64D-XHM-B(1) (NiPdAu Lead Finish)
AT24C64D-XHM-T(2) (NiPdAu Lead Finish)
AT24C64D-MAHM-T(2) (NiPdAu Lead Finish)
AT24C64D-MEHM-T(2) (NiPdAu Lead Finish)
AT24C64D-CUM-T(2)
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
1.7 to 5.5
8S1
8S1
Lead-free/Halogen-free
Industrial Temperature
8A2
8A2
(-40C to +85C)
8Y6
8ME1
8U3-1
Industrial Temperature
AT24C64D-WWU11M(3)
1.7 to 5.5
Die Sale
(-40C to +85C)
Notes: 1. “-B” denotes bulk delivery
2. “-T” denotes tape and reel delivery. SOIC = 4K/reel. TSSOP, UDFN, XDFN, SOT23 and VFBGA = 5K/reel
3. For Wafer sales, please contact Atmel Sales
Package Type
8S1
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8-lead, 4.4mm Body, Plastic, Thin Shrink Small Outline Package (TSSOP)
8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin Dual no Lead Package (UDFN)
8-lead, 1.80mm x 2.20mm Body, (XDFN)
8A2
8Y6
8ME1
8U3-1
8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)
18
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
11. Packaging Information
8S1 – JEDEC SOIC
C
1
E
E1
L
N
Ø
TOP VIIEWW
END VIEW
e
b
A
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
1.35
0.10
MAX
1.75
0.25
NOM
NOTE
SYMBOL
A1
A
–
–
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.05
3.99
6.20
C
D
E1
E
e
–
D
–
–
–
SIDE VIEW
1.27 BSC
Notes: This drawing is for general information only.
Refer to JEDEC Drawing MS-012, Variation AA
for proper dimensions, tolerances, datums, etc.
L
0.40
0°
–
–
1.27
8°
Ø
5/19/10
TITLE
GPC
DRAWING NO.
REV.
Package Drawing Contact:
packagedrawings@atmel.com
8S1, 8-lead (0.150”Wide Body), Plastic Gull
Wing Small Outline (JEDEC SOIC)
SWB
8S1
F
19
8717B–SEEPR–6/10
8A2 – TSSOP
3
2 1
Pin 1 indicator
this corner
E1
E
L1
N
L
Top View
End View
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
MAX
NOM
3.00
NOTE
SYMBOL
D
2.90
3.10
2, 5
A
E
6.40 BSC
4.40
b
E1
A
4.30
–
4.50
1.20
1.05
0.30
3, 5
4
–
A2
b
0.80
0.19
1.00
e
A2
–
D
e
0.65 BSC
0.60
L
0.45
0.75
Side View
L1
1.00 REF
Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions,
tolerances, datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall
not exceed 0.15mm (0.006in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed
0.25mm (0.010in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess
of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot.
Minimum space between protrusion and adjacent lead is 0.07mm.
5. Dimension D and E1 to be determined at Datum Plane H.
5/19/10
TITLE
GPC
TNR
DRAWING NO.
REV.
Package Drawing Contact:
packagedrawings@atmel.com
8A2, 8-lead 4.4mm Body, Plastic Thin
Shrink Small Outline Package (TSSOP)
8A2
E
20
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
8Y6 – MLP
A
D2
b
(8X)
Pin 1
Index
Area
Pin 1 ID
L (8X)
D
e (6X)
A1
A2
1.50 REF.
A3
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL
MIN
NOM
2.00 BSC
3.00 BSC
1.50
MAX
NOTE
D
E
1.60
1.40
0.60
0.05
0.55
D2
E2
A
1.40
–
Notes: 1. This drawing is for general information only. Refer to
JEDEC Drawing MO-229, for proper dimensions,
tolerances, datums, etc.
–
–
–
2. Dimension b applies to metallized terminal and is
measured between 0.15mm and 0.30mm from the
terminal tip. If the terminal has the optional radius on the
other end of the terminal, the dimension should not be
measured in that radius area.
A1
A2
A3
L
0.00
–
0.02
–
0.20 REF
0.30
3. Soldering the large thermal pad is optional, but not
0.40
0.30
0.20
0.20
recommended.
No
electrical
connection
is
e
0.50 BSC
0.25
accomplished to the device through this pad, so if
soldered it should be tied to ground
2
b
11/21/08
TITLE
GPC
YNZ
DRAWING NO.
REV.
Package Drawing Contact:
8Y6, 8-lead, 2.0x3.0mm Body, 0.50mm Pitch,
packagedrawings@atmel.com UltraThin Mini-MAP, Dual No Lead Package
8Y6
E
(Sawn)(UDFN)
21
8717B–SEEPR–6/10
8ME1 – XDFN
e1
D
b
8
7
6
5
L
E
PIN #1 ID
0.10
PIN #1 ID
0.15
1
2
3
4
A1
b
e
A
Top View
Side View
Bottom View
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL
MIN
–
NOM
–
MAX
0.40
0.05
1.90
2.30
0.25
NOTE
A
A1
D
E
0.00
1.70
2.10
0.15
–
1.80
2.20
b
0.20
e
0.40 TYP
1.20 REF
0.30
e1
L
0.35
0.26
8/3/09
TITLE
GPC
DRAWING NO.
REV.
8ME1, 8-lead (1.80 x 2.20mm Body)
Extra Thin DFN (XDFN)
Package Drawing Contact:
packagedrawings@atmel.com
DTP
8ME1
A
22
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
5TS1– SOT-23
e1
C
5
4
C
L
E1
E
L1
1
2
3
End View
Top View
b
A2
A
SEATING
PLANE
A1
e
COMMON DIMENSIONS
(Unit of Measure = mm)
D
Side View
SYMBOL
MIN
–
NOM
–
MAX
1.10
0.10
1.00
0.20
NOTE
Notes: 1. Dimensions D does not include mold flash, protrusions or gate
burrs. Mold flash protrusions or gate burrs shall not exceed
0.15mm per end. Dimensions E1 does not include interlead flash or
protrusion. Interlead flasg or protrusion shall not exceed 0.15mm
per side.
A
A1
A2
c
0.00
0.70
0.08
–
0.90
2. The package top may be smaller than the package bottom.
Dimensions D and E1 are deteremined at the outermost extremes
of the plastic body exclusive of mold flash, tie bar burrs, gate burrs,
and interlead flash, but including any mismatch between the top
and bottom of the plastic body.
3
–
1, 2
1, 2
1, 2
D
2.90 BSC
2.80 BSC
1.60 BSC
0.60 REF
0.95 BSC
1.90 BSC
–
E
3. These dimensions apply to the flat section of the lead between
0.08mm and 0.15mm from the lead tip.
E1
L1
e
4. Dimension “b” does not include dambar protrusion. Allowable
dambar protrusion shall be 0.80mm total in excess of the “b”
dimension at maximum material condition. The dambar cannot be
located on the lower radius of the foot. Minimum space between
protrusion and an adjacent lead shall not be less than 0.07mm.
5. This drawing is for general information only. Refer to JEDEC
Drawing MO-193, Variation AB for additional information.
e1
b
0.50
3, 4
0.30
11/05/08
TITLE
GPC
DRAWING NO.
REV.
Package Drawing Contact:
packagedrawings@atmel.com Shrink Small Outline Package (Shrink SOT)
5TS1, 5-lead, 1.60mm Body, Plastic Thin
TSZ
5TS1
B
23
8717B–SEEPR–6/10
8U3-1 – VFBGA
E
D
1.
b
A1
PIN 1 BALL PAD CORNER
Top View
A2
A
PIN 1 BALL PAD CORNER
End View
1
2
3
4
(d1)
d
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL
MIN
0.73
0.09
0.40
0.20
NOM
0.79
MAX
0.85
0.19
0.50
0.30
NOTE
A
A1
A2
b
0.14
8
7
6
5
0.45
e
2
0.25
Bottom View
D
1.50 BSC
2.00 BSC
0.50 BSC
0.25 REF
1.00 BSC
0.25 REF
(e1)
(8 SOLDER BALLS)
E
e
Notes: 1. This drawing is for general information only.
e1
d
2. Dimension ‘b’ is measured at maximum solder
ball diameter.
3. Solder ball composition shall be 95.5Sn-4.0Ag-.5Cu
d1
9/19/07
TITLE
DRAWING NO.
REV.
Package Drawing Contact: 8U3-1, 8-ball, 1.50 x 2.00mm Body, 0.50mm pitch,
packagedrawings@atmel.com
PO8U3-1
C
VFBGA Package (dBGA2)
24
Atmel AT24C32D/64D
8717B–SEEPR–6/10
Atmel AT24C32D/64D
Revision History
Doc. Rev.
5298B
Date
Comments
Update 8A2 and 8S1 package drawings
6/2010
4/2010
Remove all PDIP device package references
Add SOT23 in feature and description list, pin configuration with note and package drawing
5298A
Initial document release
25
8717B–SEEPR–6/10
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: (+1)(408) 441-0311
Fax: (+1)(408) 487-2600
www.atmel.com
Atmel Asia Limited
Unit 01-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
HONG KONG
Atmel Munich GmbH
Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
JAPAN
Tel: (+81) 3-3523-3551
Fax: (+81) 3-3523-7581
Tel: (+49) 89-31970-0
Fax: (+49) 89-3194621
Tel: (+852) 2245-6100
Fax: (+852) 2722-1369
Product Contact
Technical Support
Sales Contact
Literature Requests
s_eeprom@atmel.com
www.atmel.com/contacts
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
©2010 Atmel Corporation. All rights reserved.
Atmel®, logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other
terms and product names may be trademarks of others.
8717B–SEEPR–6/10
相关型号：
AT24C64D-SSHM-B
EEPROM, 8KX8, Serial, CMOS, PDSO8, 0.150 INCH, GREEN, PLASTIC, MS-012AA, SOIC-8
ATMEL
©2020 ICPDF网 联系我们和版权申明