AT24CS08-X11M-T [ATMEL]
I2C-Compatible (2-wire) Serial EEPROM; I2C兼容（ 2线）串行EEPROM
| 型号： | AT24CS08-X11M-T |
| 厂家： | 
ATMEL |
| 描述： | I2C-Compatible (2-wire) Serial EEPROM |
| 文件： | 总24页 (文件大小：844K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Atmel AT24CS04 and AT24CS08
I2C-Compatible (2-wire) Serial EEPROM with a
Unique, Factory Programmed 128-bit Serial Number
4-Kbit (512 x 8), 8-Kbit (1024 x 8)
PRELIMINARY DATASHEET
Standard Features
Low-voltage operation
VCC = 1.7V to 5.5V
Internally organized as 512 x 8 (4-Kbit) or 1024 x 8 (8-Kbit)
I2C-compatible (2-wire) serial interface
Schmitt Trigger, filtered inputs for noise suppression
Bidirectional data transfer protocol
400kHz (1.7V) and 1MHz (2.5V, 2.7, 5.0V) compatibility
Write Protect pin for hardware data protection
16-byte page write mode
Partial page writes allowed
Self-timed write cycle (5ms max)
High-reliability
Endurance: 1,000,000 write cycles
Data retention: 100 years
Green package options (Pb/Halide-free/RoHS-compliant)
8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, and 5-lead SOT23
Die sale options: wafer form and tape and reel available
Enhanced Features in the CS Serial EEPROM Series
All standard features supported
128-bit unique factory-programmed serial number
Permanently locked, read-only value
Stored in a separate memory area
Guaranteed unique across entire CS Series of Serial EEPROMs
8766B–SEEPR–8/12
1.
Description
The Atmel® AT24CS04 and AT24CS08 provides 4096/8192 bits of Serial Electrically Erasable and Programmable
Read-only Memory (EEPROM) organized as 512/1024 words of eight bits each. The device is optimized for use in many
industrial and commercial applications where low-power and low-voltage operation are essential. The AT24CS04/08 is
available in space-saving, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN and 5-lead SOT23 packages and is
accessed via a 2-wire serial interface. In addition, both devices fully operate from 1.7V to 5.5V VCC
.
The AT24CS04/08 provides the additional feature of a factory programmed, guaranteed unique 128-bit serial number,
while maintaining all of the traditional features available in the 4-Kbit or 8-Kbit Serial EEPROM. The time consuming step
of performing and ensuring true serialization of product on a manufacturing line can be removed from the production flow
by employing the CS Series Serial EEPROM. The 128-bit serial number is programmed and permanently locked from
future writing during the Atmel production process. Further, this 128-bit location does not consume any of the user
read/write area of the 4-Kbit or 8-Kbit Serial EEPROM. The uniqueness of the serial number is guaranteed across the
entire CS Series of Serial EEPROMs, regardless of the size of the memory array or the type of interface protocol. This
means that as an application's needs for memory size or interface protocol evolve in future generations, any previously
deployed serial number from any Atmel CS Series Serial EEPROM part will remain valid.
2.
Pin Descriptions and Pinout
Figure 2-1. Pin Configuration
8-lead SOIC
8-lead TSSOP
Pin Name
NC
Function
NC
A1/NC
A2
1
2
3
4
8
7
6
5
VCC
WP
NC
A1/NC
A2
1
2
3
4
8
7
6
5
VCC
WP
No Connect
SCL
SDA
SCL
SDA
A1
Address Input (4K only)
Address Input
Serial Data
GND
GND
A2
SDA
SCL
WP
8-pad UDFN
5-lead SOT23
Serial Clock Input
Write Protect
Ground
VCC
8
1 NC
2 A1/NC
WP
SCL
GND
SDA
1
2
3
5
WP 7
SCL 6
SDA 5
3 A2
GND
VCC
VCC
4
4 GND
Power Supply
Bottom View
Note:
For use of 5-lead SOT23, the software A2, A1, and A0 bits in the device address word must be set to
zero to properly communicate with the device.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
2
8766B–SEEPR–8/12
3.
Absolute Maximum Ratings
*Notice: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent
damage to the device. This is a stress rating only
and functional operation of the device at these or
any other conditions beyond those indicated in
the operational sections of this specification is
not implied. Exposure to absolute maximum
rating conditions for extended periods may affect
device reliability.
Operating Temperature ........................–55C to +125C
Storage Temperature ...........................–65C to +150C
Voltage on any pin
with respect to ground .............................–1.0V to +7.0V
Maximum Operating Voltage................................. 6.25V
DC Output Current................................................ 5.0mA
4.
Block Diagram
Figure 4-1. Block Diagram
VCC
GND
WP
Start
SCL
Stop
Logic
SDA
Serial
Control
Logic
High Voltage
Pump & Timing
Enable
Data Latches
Device
Load
COMP
Address
INC
Comparator
Data Word
ADDR/Counter
Read/Write
EEPROM
Array
A2
A1
128-bit
Serial
Number
Read
Column
Decoder
Serial MUX
DOUT / ACK
Logic
DIN
DOUT
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
3
8766B–SEEPR–8/12
5.
Pin Description
Serial Clock (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge
clock data out of each device.
Serial Data (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be
wire-ORed with any number of other open-drain or open-collector devices.
Device Addresses (A2, A1): The AT24CS04 uses the A2 and A1 inputs for hard wire addressing allowing a total of four
4-Kbit devices to be addressed on a single bus system. Pin 1 is a no connect and can be connected to ground.
The AT24CS08 only uses the A2 input for hardware addressing and a total of two 8K devices may be addressed on a
single bus system. Pins 1 and 2 are no connects and can be connected to ground. Refer to Section 8. “Device
Addressing” on page 10 for details about the pin state and the required protocol for communication .
The device address pins are not available on the SOT23 package offering. Refer to Section 8. “Device Addressing” on
page 10 for details on the protocol requirements with this package.
Write Protect (WP): AT24CS04/08 has a Write Protect (WP) pin that provides hardware data protection. When the Write
Protect pin is connected to ground (GND), normal read/write operations to the full array are possible. When the Write
Protect pin is connected to VCC, all write operations to the memory are inhibited but read operations are still possible.
This operation is summarized in Table 5-1 below.
Table 5-1. Write Protect
Part of the Array Protected
WP Pin
Status
Atmel AT24CS04/08
At VCC
Full Array
At GND
Normal Read/Write Operations
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
4
8766B–SEEPR–8/12
6.
Memory Organization
Atmel AT24CS04, 4K Serial EEPROM: Internally organized with 32 pages of 16 bytes each, the 4-Kbit device requires
a 9-bit data word address for random word addressing.
Atmel AT24CS08, 8K Serial EEPROM: Internally organized with 64 pages of 16 bytes each, the 8-Kbit device requires
a 10-bit data word address for random word addressing.
Table 6-1. Pin Capacitance(1)
Applicable over recommended operating range from TA = 25°C, f = 1.0MHz, VCC = 1.7V to 5.5V
Symbol
CI/O
Test Condition
Max
8
Units
pF
Conditions
VI/O = 0V
VIN = 0V
Input/Output Capacitance (SDA)
Input Capacitance (A1, A2, SCL)
CIN
6
pF
Note: 1. This parameter is characterized and is not 100% tested.
Table 6-2. DC Characteristics
Applicable over recommended operating range from: TAI = -40C to +85C, VCC = 1.7V to 5.5V (unless otherwise noted)
Symbol
VCC
ICC1
ICC2
ISB1
ISB2
ILI
Parameter
Test Condition
Min
Typ
Max
5.5
Units
V
Supply Voltage
1.7
Supply Current VCC = 5.0V
Supply Current VCC = 5.0V
Standby Current VCC = 1.7V
Standby Current VCC = 5.5V
Input Leakage Current
Output Leakage Current
Input Low Level(1)
Read at 400kHz
Write at 400kHz
VIN = VCC or VSS
VIN = VCC or VSS
VIN = VCC or VSS
VOUT = VCC or VSS
0.4
2.0
1.0
mA
mA
μA
μA
μA
μA
V
3.0
1.0
6.0
0.10
0.05
3.0
ILO
3.0
VIL
–0.6
VCC x 0.3
VCC + 0.5
0.2
VIH
Input High Level(1)
VCC x 0.7
V
VOL1
VOL2
Output Low Level VCC = 1.7V
Output Low Level VCC = 3.0V
IOL = 0.15mA
IOL = 2.1mA
V
0.4
V
Note: 1. VIL min and VIH max are reference only and are not tested.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
5
8766B–SEEPR–8/12
Table 6-3. AC Characteristics
Applicable over recommended operating range from TAI = –40C to +85C, VCC = 1.7V to 5.5V, CL = 1TTL Gate and
100pF (unless otherwise noted)
1.7V
2.5V, 5.0V
Symbol
fSCL
Parameter
Min
Max
Min
Max
Units
kHz
μs
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time
Clock Low to Data Out Valid
400
1000
tLOW
tHIGH
tI
1.2
0.6
0.4
0.4
μs
100
0.9
50
ns
tAA
0.1
1.3
0.05
0.5
0.55
μs
Time the bus must be free before a new
transmission can start
tBUF
μs
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tR
Start Hold Time
0.6
0.6
0
0.25
0.25
0
μs
Start Setup Time
Data In Hold Time
Data In Setup Time
Inputs Rise Time(1)
Inputs Fall Time(1)
Stop Setup Time
Data Out Hold Time
Write Cycle Time
μs
μs
100
100
ns
0.3
0.3
μs
tF
300
100
ns
tSU.STO
tDH
0.6
50
0.25
50
μs
ns
tWR
5
5
ms
Endurance(1) 25C, Page Mode, 3.3V
1,000,000
Write Cycles
Note: 1. This parameter is ensured by characterization only.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
6
8766B–SEEPR–8/12
7.
Device Operation
Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may
change only during SCL low time periods (see Figure 7-4 on page 9). Data changes during SCL high periods will indicate
a Start or Stop condition as defined below.
Start Condition: A high-to-low transition of SDA with SCL high is a Start condition which must precede any other
command (see Figure 7-5 on page 9).
Stop Condition: A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop
command will place the EEPROM in a standby power mode (see Figure 7-5 on page 9).
Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.
Standby Mode: The AT24CS04/08 features a low-power standby mode which is enabled upon power-up as well as after
the receipt of the Stop bit and the completion of any internal operations.
2-wire Software Reset: After an interruption in protocol, power loss, or system reset, any 2-wire part can be reset by
following these steps:
1. Create a start bit condition.
2. Clock nine cycles.
3. Create another start bit followed by stop bit condition as shown in Figure 7-1.
The device is ready for next communication after above steps have been completed.
Figure 7-1. Software reset
Dummy Clock Cycles
SCL
SDA
1
2
3
8
9
Start
Bit
Stop
Bit
Start
Bit
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
7
8766B–SEEPR–8/12
Figure 7-2. Bus Timing
SCL: Serial Clock, SDA: Serial Data I/O
tHIGH
tF
tR
tLOW
tLOW
SCL
tSU.STA
tHD.STA
tHD.DAT
tSU.DAT
tSU.STO
SDA IN
tAA
tDH
tBUF
SDA OUT
Figure 7-3. Write Cycle Timing
SCL: Serial Clock, SDA: Serial Data I/O
SCL
SDA
8th Bit
ACK
WORDN
(1)
t
WR
Start
Condition
Stop
Condition
Note: 1. The write cycle time tWR is the time from a valid Stop condition of a write sequence to the end of the internal
clear/write cycle.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
8
8766B–SEEPR–8/12
Figure 7-4. Data Validity
SDA
SCL
Data Stable
Data Stable
Data
Change
Figure 7-5. Start and Stop Definition
SDA
SCL
Start
Stop
Figure 7-6. Output Acknowledge
1
8
9
SCL
DATA IN
DATA OUT
Start
Acknowledge
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
9
8766B–SEEPR–8/12
8.
Device Addressing
Standard EEPROM Access: The 4-Kbit and 8-Kbit EEPROM device requires an 8-bit device address word following a
Start condition to enable the chip for a read or write operation.
The device address word consists of a mandatory ‘1010’ (Ah) sequence for the first four most significant bits as shown
in Figure 8-1 below. This is common to all Serial EEPROM devices.
The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a memory page address bit (P0).
The two device address bits must compare to their corresponding hard-wired input pins. Pin 1 is a no connect. The 8K
EEPROM only uses the A2 device address bit with the next two bits being for memory page addressing (P1, P0). The A2
must compare to its corresponding hard-wired A2 input pin. Pins 1 and 2 are not connected.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and
a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to
a standby state.
Note:
For the SOT23 package offering, the 4-Kbit EEPROM software A2 and A1 bits in the device address word
must be set to zero to properly communicate. The 8-Kbit EEPROM software A2 bit in the device address
word must be set to zero to properly communicate in the SOT23 paclkage.
Serial Number Access: The AT24CS04 and AT24CS08 utilizes a separate memory block containing a factory
programmed 128-bit serial number. Access to this memory location is obtained by beginning the device address word
with a ‘1011’ (Bh) sequence.
The behavior of the next three bits remain the same as during a standard EEPROM addressing sequence. These three
bits must compare to their corresponding hard-wired input pins A2 and A1 (4-Kbit only) in order for the part to
acknowledge. The restrictions for these bits with a SOT23 package are the same when accessing the serial number
feature.
The eighth bit of the device address needs be set to a one to read the Serial Number. A zero in this bit position, other
than during a dummy write sequence to set the address pointer, will result in a unknown data read from the part. Writing
or altering the 128-bit serial number is not possible.
Further specific protocol is needed to read the serial number from of the device. See Read Operations on page 11 for
more details on accessing the special feature.
Table 8-1. Device Address
Density
Access Area
EEPROM
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
A2
Bit 2
A1
Bit 1
P0
0
Bit 0
R/W
1
4-Kbit
1
1
0
0
0
0
1
1
1
1
0
1
0
1
Serial Number
EEPROM
A2
A1
8-Kbit
1
A2
P1
0
P0
0
R/W
1
Serial Number
1
A2
MSB
LSB
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
10
8766B–SEEPR–8/12
9.
Write Operations
Byte Write: A Byte Write operation requires an 8-bit word address following the device address word and
acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first
8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such
as a microcontroller, must terminate the write sequence with a Stop condition. At this time the EEPROM enters an
internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the
EEPROM will not respond until the Write is complete (see Figure 10-1 on page 12).
Page Write: The 4-Kbit and 8-Kbit devices are capable of 16-byte Page Writes. A Page Write is initiated in the same way
as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead,
after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen additional
data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the
Page Write sequence with a Stop condition (see Figure 10-2 on page 12).
The data word address lower four bits are internally incremented following the receipt of each data word. The higher data
word address bits are not incremented, retaining the memory page row location. When the internally generated word
address reaches the page boundary, the subsequent byte loaded will be placed at the beginning of the same page. If
more than sixteen data words are transmitted to the EEPROM, the data word address will roll-over and previously loaded
data will be overwritten.
Acknowledge Polling: Once the internally timed write cycle has started and the EEPROM inputs are disabled,
acknowledge polling can be initiated. This involves sending a Start condition followed by the device address word. The
Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM
respond with a zero allowing the next read or write sequence to begin.
10. Read Operations
Read operations are initiated in the same way as Write operations with the exception that the Read/Write select bit in the
device address word is set to one. There are four types of read operations:
Current Address Read
Random Address Read
Sequential Read
Serial Number Read
Current Address Read: The internal data word address counter maintains the last address accessed during the last
Read or Write operation, incremented by one. This address stays valid between operations as long as the chip power is
maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first
page. The address roll-over during write is from the last byte of the current page to the first byte of the same page.
Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the
current address data word is serially clocked out. The microcontroller does not respond with an zero but does generate a
following Stop condition (see Figure 10-3 on page 13).
Random Read: A Random Read requires a dummy byte write sequence to load in the data word address. Once the
device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must
generate another Start condition. The microcontroller now initiates a Current Address Read by sending a device address
with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word.
The microcontroller does not respond with a zero but does generate a following Stop condition (see Figure 10-4 on page
13).
Sequential Read: Sequential reads are initiated by either a current address read or a random address read. After the
microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an
acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the
memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The
Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a
following Stop condition (see Figure 10-5 on page 13).
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
11
8766B–SEEPR–8/12
Serial Number Read: Reading the serial number is similar to the sequential read sequence but requires use of the
device address seen in Figure 10-1 on page 12, a dummy write, and the use of specific word address.
Note:
The entire 128-bit value must be read from the starting address of the serial number block to guarantee a
unique number.
Since the address pointer of the device is shared between the EEPROM array and the serial number block, a dummy
Write Sequence should be performed to ensure the address pointer is set to zero. Random reads of the serial number
block are supported but if the previous operation was to the EEPROM array, the address pointer will retain the last
access location, incremented by one. Reading the serial number from a location other than the initial address of the block
will not result in a unique serial number.
Additionally, the word address must begin with a ‘10’ sequence regardless of the intended address. If a word address
other than ‘10’ is used, then the device will output undefined data. Therefore, if the application desires to read the first
byte of the serial number, the word address input would need to be 80h.
When the end of the 128-bit serial number is reached (16 bytes of data), the data word address will roll-over back to the
beginning of the 128-bit serial number. The Serial Number Read operation is terminated when the microcontroller does
not respond with an zero (ACK) and instead issues a Stop condition (see Figure 10-6 on page 14).
Figure 10-1. Byte Write
S
T
A
R
T
W
R
I
T
E
S
T
O
P
Device Address
Word Address
Data
SDA LINE
A
C
K
A
C
K
A
C
K
M
S
B
R
/
W
Figure 10-2. Page Write
S
T
W
R
I
T
E
S
T
O
P
A
R
Device Address
Word Address (n)
Data (n)
Data (n + 1)
Data (n + x)
T
SDA LINE
A
C
K
A
C
K
A
C
K
A
C
K
M
S
B
R
/
W
A
C
K
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
12
8766B–SEEPR–8/12
Figure 10-3. Current Address Read
S
T
A
R
T
R
E
A
D
S
T
O
P
Device Address
Data
SDA LINE
A
C
K
N
O
M
S
B
R
/
W
A
C
K
Figure 10-4. Random Read
S
T
W
S
R
I
T
A
R
T
R
E
A
D
S
T
O
P
A
R
T
E
T
Device Address
Word Address (n)
Device Address
Data (n)
SDA LINE
M
S
B
R A
A
C
K
A
C
K
N
O
/
C
W K
A
C
K
Dummy Write
Figure 10-5. Sequential Read
R
E
S
T
Device
Address
A
D
O
P
Data (n)
Data (n + 1)
Data (n + 2)
Data (n + x)
SDA LINE
R A
/ C
W K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
13
8766B–SEEPR–8/12
Figure 10-6. Serial Number Read
S
T
A
R
T
W
R
I
S
T
A
R
T
R
E
A
D
T
E
Device
Word
Device
Address
Address n
Address
SDA LINE
1
0
1
1
1
0
0
0
0
0
0
0
1
0
1
1
0
1
*
Serial Number
Data Byte 0x0
M
S
B
R
/
A
C
A
C
K
A
C
K
A
C
K
W K
Dummy Write
S
T
O
P
Serial Number
Data Byte 0x1
Serial Number
Data Byte 0x2
Serial Number
Data Byte 0x3
Serial Number
Data Byte 0xF
N
O
A
C
K
Note:
* This bit is A1 hardware address bit for the AT24CS04, and this bit is a zero for the AT24CS08.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
14
8766B–SEEPR–8/12
11. Part Markings
AT24CS04 and AT24CS08: Package Marking Information
8-lead SOIC
8-lead TSSOP
ATHYWW
AAAAAAA
ATMLHYWW
## M
AAAAAAAA
## M @
@
8-lead UDFN
2.0 x 3.0 mm Body
5-lead SOT-23
Top Mark
## MU
YMXX
##
YXX
HM@
Bottom Mark
Note 1:
designates pin 1
Note 2: Package drawings are not to scale
Catalog Number Truncation
AT24CS04
AT24CS08
Date Codes
Truncation Code ##: N4
Truncation Code ##: N8
Voltages
Y = Year
2: 2012
3: 2013
4: 2014
5: 2015
M = Month
A: January
B: February
...
WW = Work Week of Assembly
M: 1.7V min
6: 2016
7: 2017
8: 2018
9: 2019
02: Week 2
04: Week 4
...
L: December
52: Week 52
Country of Assembly
Lot Number
AAA...A = Atmel Wafer Lot Number
Grade/Lead Finish Material
@ = Country of Assembly
H: Industrial/NiPdAu
U: Industrial/Matte Tin
Trace Code
Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code)
Example: AA, AB.... YZ, ZZ
AT: Atmel
ATM: Atmel
ATML: Atmel
5/7/12
REV.
TITLE
DRAWING NO.
24CS04-08SM
24CS04-08SM, AT24CS04 and AT24CS08
Package Marking Information
Package Mark Contact:
DL-CSO-Assy_eng@atmel.com
A
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
15
8766B–SEEPR–8/12
12. Ordering Code Detail
A T 2 4 C S 0 4 - S S H M - T
Atmel Designator
Product Family
24CS = Serial EEPROM, plus
128-bit serial number feature
Shipping Carrier Option
T
= Tape and reel
Operating Voltage
M
= 1.7V to 5.5V
Package Device Grade or
Wafer/Die Thickness
Device Density
H
=
Green, NiPdAu lead finish,
Industrial temperature range
(-40˚C to +85˚C)
04 = 4K
08 = 8K
U
=
Green, matte Sn lead finish,
Industrial temperature range
(-40˚C to +85˚C)
11 = 11mil wafer thickness
Package Option
SS = JEDEC SOIC
X
= TSSOP
MA = UDFN
ST = SOT23
WWU = Wafer unsawn
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
16
8766B–SEEPR–8/12
13. Ordering Information
13.1 Atmel AT24CS04 Ordering Information
Additional package types that are not listed may be available. Please contact Atmel for more details.
Atmel Ordering Code
AT24CS04-SSHM-T(1) (NiPdAu lead finish)
AT24CS04-XHM-T(1) (NiPdAu lead finish)
AT24CS04-MAHM-T(1) (NiPdAu lead finish)
AT24CS04-STUM-T(1)
Package
8S1
Voltage
Operation Range
Lead-free/Halogen-free/
Industrial Temperature
(–40C to 85C)
8X
1.7V to 5.5V
8MA2
5TS1
Industrial Temperature
AT24CS04-WWU11M(2)
Wafer Sale
1.7V to 5.5V
(–40C to 85C)
Notes: 1. T = Tape and reel
SOIC = 4K units per reel
TSSOP, UDFN, and SOT23 = 5K units per reel
2. For Wafer sales, please contact Atmel Sales.
Package Type
8S1
8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead (UDFN)
5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23)
8X
8MA2
5TS1
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
17
8766B–SEEPR–8/12
13.2 Atmel AT24CS08 Ordering Information
Additional package types that are not listed may be available. Please contact Atmel for more details.
Atmel Ordering Code
AT24CS08-SSHM-T(1) (NiPdAu lead finish)
AT24CS08-XHM-T(1) (NiPdAu lead finish)
AT24CS08-MAHM-T(1) (NiPdAu lead finish)
AT24CS08-STUM-T(1)
Package
8S1
Voltage
Operation Range
Lead-free/Halogen-free/
Industrial Temperature
(–40C to 85C)
8X
1.7V to 5.5V
8MA2
5TS1
Industrial Temperature
AT24CS08-WWU11M(2)
Wafer Sale
1.7V to 5.5V
(–40C to 85C)
Notes: 1. T = Tape and reel
SOIC = 4K units per reel
TSSOP, UDFN, and SOT23 = 5K units per reel
2. For Wafer sales, please contact Atmel Sales.
Package Type
8S1
8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead (UDFN)
5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23)
8X
8MA2
5TS1
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
18
8766B–SEEPR–8/12
14. Packaging Information
14.1 8S1 — 8-lead JEDEC SOIC
C
1
E
E1
L
N
Ø
TOP VIEW
END VIEW
e
b
COMMON DIMENSIONS
(Unit of Measure = mm)
A
MIN
1.35
0.10
MAX
1.75
0.25
NOM
–
–
NOTE
SYMBOL
A1
A
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.05
3.99
6.20
C
D
E1
E
e
–
–
D
–
–
SIDE VIEW
Notes: This drawing is for general information only.
Refer to JEDEC Drawing MS-012, Variation AA
for proper dimensions, tolerances, datums, etc.
1.27 BSC
L
0.40
0°
–
–
1.27
8°
Ø
6/22/11
DRAWING NO. REV.
8S1
TITLE
GPC
SWB
8S1, 8-lead (0.150” Wide Body), Plastic Gull
Wing Small Outline (JEDEC SOIC)
G
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
19
8766B–SEEPR–8/12
14.2 8X — 8-lead TSSOP
C
1
Pin 1 indicator
this corner
E1
E
L1
H
N
L
Top View
End View
A
b
A1
COMMON DIMENSIONS
(Unit of Measure = mm)
e
A2
MIN
-
MAX
1.20
0.15
1.05
3.10
NOM
NOTE
2, 5
SYMBOL
D
A
-
Side View
A1
A2
D
0.05
0.80
2.90
-
1.00
Notes: 1. This drawing is for general information only. Refer to JEDEC
Drawing MO-153, Variation AA, for proper dimensions,
tolerances, datums, etc.
3.00
2. Dimension D does not include mold Flash, protrusions or gate
burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15 mm (0.006 in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions.
Inter-lead Flash and protrusions shall not exceed 0.25 mm
(0.010 in) per side.
E
6.40 BSC
4.40
E1
b
4.30
0.19
4.50
0.30
3, 5
4
–
e
0.65 BSC
0.60
4. Dimension b does not include Dambar protrusion. Allowable
Dambar protrusion shall be 0.08 mm total in excess of the b
dimension at maximum material condition. Dambar cannot be
located on the lower radius of the foot. Minimum space between
protrusion and adjacent lead is 0.07 mm.
L
0.45
0.09
0.75
0.20
L1
C
1.00 REF
-
5. Dimension D and E1 to be determined at Datum Plane H.
12/8/11
REV.
TITLE
GPC
TNR
DRAWING NO.
8X
8X, 8-lead 4.4mm Body, Plastic Thin
Shrink Small Outline Package (TSSOP)
E
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
20
8766B–SEEPR–8/12
14.3 8MA2 — 8-pad UDFN
E
1
8
7
6
5
Pin 1 ID
2
3
4
D
C
A2
A1
A
E2
COMMON DIMENSIONS
(Unit of Measure = mm)
b (8x)
MIN
MAX
NOM
2.00 BSC
3.00 BSC
1.50
NOTE
SYMBOL
8
1
2
3
4
D
E
7
6
5
D2
E2
A
1.40
1.20
0.50
0.0
1.60
1.40
0.60
0.05
0.55
Pin#1 ID
D2
1.30
0.55
A1
A2
C
0.02
–
–
e (6x)
0.152 REF
0.35
L (8x)
K
L
0.30
0.40
e
0.50 BSC
0.25
Notes:
1. This drawing is for general information only. Refer to JEDEC Drawing
MO-229, for proper dimensions, tolerances, datums, etc.
2. The terminal #1 ID is a laser-marked feature.
3. Dimension b applies to metallized terminal and is measured between
0.15 mm and 0.30 mm from the terminal tip. If the terminal has the
optional radius on the other end of the terminal, the dimension should
not be measured in that radius area.
b
0.18
0.20
0.30
–
3
K
–
7/15/11
DRAWING NO. REV.
TITLE
GPC
YNZ
8MA2, 8-pad, 2 x 3 x 0.6 mm Body, Thermally
Enhanced Plastic Ultra Thin Dual Flat No
Lead Package (UDFN)
B
Package Drawing Contact:
packagedrawings@atmel.com
8MA2
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
21
8766B–SEEPR–8/12
14.4 5TS1 — 5-lead SOT23
e1
C
4
5
E1
C
L
E
L1
3
1
2
TOP VIEW
END VIEW
b
A2
A
SEATING
PLANE
A1
e
D
SIDE VIEW
COMMON DIMENSIONS
(Unit of Measure = mm)
1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash,
MIN
MAX
NOM
NOTE
protrusions or gate burrs shall not exceed 0.15 mm per end. Dimension E1 does
not include interlead flash or protrusion. Interlead flash or protrusion shall not
exceed 0.15 mm per side.
SYMBOL
A
A1
A2
c
D
E
E1
L1
e
e1
b
-
-
-
1.00
0.10
2. The package top may be smaller than the package bottom. Dimensions D and E1
are determined at the outermost extremes of the plastic body exclusive of mold
flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch
between the top and bottom of the plastic body.
3. These dimensions apply to the flat section of the lead between 0.08 mm and 0.15
mm from the lead tip.
4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion
shall be 0.08 mm total in excess of the "b" dimension at maximum material
condition. The dambar cannot be located on the lower radius of the foot. Minimum
space between protrusion and an adjacent lead shall not be less than 0.07 mm.
0.00
0.70 0.90 1.00
0.08
-
0.20
3
2.90 BSC
2.80 BSC
1.60 BSC
0.60 REF
0.95 BSC
1.90 BSC
-
1,2
1,2
1,2
This drawing is for general information only. Refer to JEDEC
Drawing MO-193, Variation AB for additional information.
0.30
0.50
3,4
5/31/12
REV.
TITLE
GPC
TSZ
DRAWING NO.
5TS1
5TS1, 5-lead 1.60mm Body, Plastic Thin
Shrink Small Outline Package (Shrink SOT)
D
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
22
8766B–SEEPR–8/12
15. Revision History
Doc. Rev.
Date
Comments
Update the device address table:
4-Kbit serial number bit 1 changed from P0 to 0.
8766B
08/2012
06/2012
8-Kbit serial number bit 2 changed from P1 to 0 and bit 2 from P0 to 0.
Update the serial number read figure’s device address.
Correct figure, Serial Number Read, to change 0 to * and add note.
8766A
Initial document release.
Atmel AT24CS04/08 [PRELIMINARY DATASHEET]
23
8766B–SEEPR–8/12
Atmel Corporation
Atmel Asia Limited
Atmel Munich GmbH
Atmel Japan G.K.
1600 Technology Drive
Unit 01-5 & 16, 19F
Business Campus
16F Shin-Osaki Kangyo Bldg
San Jose, CA 95110
USA
BEA Tower, Millennium City 5
418 Kwun Tong Roa
Kwun Tong, Kowloon
HONG KONG
Parkring 4
1-6-4 Osaki, Shinagawa-ku
Tokyo 141-0032
D-85748 Garching b. Munich
GERMANY
Tel: (+1) (408) 441-0311
Fax: (+1) (408) 487-2600
www.atmel.com
JAPAN
Tel: (+49) 89-31970-0
Fax: (+49) 89-3194621
Tel: (+81) (3) 6417-0300
Fax: (+81) (3) 6417-0370
Tel: (+852) 2245-6100
Fax: (+852) 2722-1369
© 2012 Atmel Corporation. All rights reserved. / Rev.: 8766B–SEEPR–8/12
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its
subsidiaries. Other terms and product names may be trademarks of others.
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this
document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES
NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF
INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time
without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in,
automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明