AMC1210 [BB]
Quad Digital Filter for 2nd-Order Delta-Sigma Modulator; 四路数字滤波器2阶Δ-Σ调制器
| 型号： | AMC1210 |
| 厂家： | 
BURR-BROWN CORPORATION |
| 描述： | Quad Digital Filter for 2nd-Order Delta-Sigma Modulator |
| 文件： | 总47页 (文件大小：1000K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
B
u
r
r
Ć
B
r
o
w
n
P
r
o
d
u
c
t
s
f
r
o
m
T
e
x
a
s
I
n
s
t
r
u
m
e
n
t
s
AMC1210
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Quad Digital Filter for 2nd-Order Delta-Sigma Modulator
FEATURES
DESCRIPTION
•
Four Independently-Programmable Digital
Filters
The AMC1210 is a four-channel digital filter designed
specifically for current measurement and resolver
position decoding in motor control applications. Each
input can receive an independent delta-sigma (∆Σ)
modulator bit stream. The bit streams are processed
by four individually-programmable digital decimation
filters. The AMC1210 also offers a flexible interface
•
•
•
•
•
Four Window Comparators
Three Parallel and One Serial Interface
Comprehensive Interrupt System
Programmable Input Configuration
and
a
comprehensive interrupt unit, allowing
Carrier Frequency Generator for Resolver
Applications
customized digital functionality and immediate digital
threshold comparisons for over-current monitoring.
APPLICATIONS
•
Current Measurement
•
Resolver Decoding
AMC1210
Resolver
Control Module
PWM1
PWM2
Signal
Generator
FILTER MODULE 1
CLK
Comparator
Filter
IN1
RST
Interrupt
Unit
ADS1205
CLK1
INT
Sinc Filter/
Integrator
Input
Control
ACK
IN2
CS
ADS1205
Time Measurement
ALE
RD
WR
M0
FILTER
Interface
Module
Register
Map
MODULE 2
M1
AD0
CLK2
IN3
Current
Shunt
Resistor
FILTER
MODULE 3
ISO
721
ADS1203
AD7
IN4
FILTER
MODULE 4
ADS1204
CLK4
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be
more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
ORDERING INFORMATION(1)
SPECIFIED
TEMPERATURE
RANGE
TRANSPORT
MEDIA,
QUANTITY
PACKAGE
DESIGNATOR
PACKAGE
MARKING
ORDERING
NUMBER
PRODUCT
PACKAGE-LEAD
AMC1210IRHAT
Tape and Reel, 250
AMC1210
QFN-40
RHA
–40°C to +125°C
AMC1210I
AMC1210IRHAR Tape and Reel, 2500
(1) For the most current specifications and package information, see the Package Option Addendum located at the end of this data sheet or
refer to our web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1)
AMC1210
–0.3 to +6
UNIT
V
Supply voltage, all supplies (AVDD, BVDD, CVDD, DVDD) to GND
Digital input to GND
GND – 0.3 to BVDD + 0.3
±0.3
V
Ground voltage difference, AGND to GND
Input current to any pin except supply
Power dissipation
V
–10 to +10
mA
See Dissipation Ratings Table
Operating virtual junction temperature range, TJ
Operating free-air temperature range, TA
Storage temperature range, TSTG
–40 to +150
–40 to +125
–65 to +150
+260
°C
°C
°C
°C
Lead temperature, 1,6mm (1/16-inch) from case for 10 seconds
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics
is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
DISSIPATION RATINGS
T
A ≤ +25°C
DERATING FACTOR
ABOVE TA = +25°C
TA = +70°C
POWER RATING
TA = +85°C
POWER RATING
TA = +125°C
POWER RATING
PACKAGE
POWER RATING
RHA(1)
3787mW
30.3mW/°C
2424mW
1969mW
758mW
(1) The thermal resistance (junction-to-ambient) of the RHA package is 32°C/W.
2
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
ELECTRICAL CHARACTERISTICS
At –40°C to +125°C, AVDD, CVDD, DVDD = 5V, BVDD = 2.7V, unless otherwise noted. The following condition must be true
on the supplies: CVDD ≥ DVDD ≥ BVDD.
AMC1210
PARAMETER
DIGITAL INPUT/OUTPUT
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Logic levels:
VOH
BVDD = 2.7
BVDD = 5.0
BVDD = 2.7
BVDD = 5.0
Pin 'CLK'
2.4
V
V
4.44
VOL
0.4
0.5
90
V
V
System clock frequency
MHz
Pins CLK1, CLK2, CLK3, CLK4
Mode = 0
Modulator clock frequency
22
MHz
SPI interface clock frequency
SPI interface clock frequency
Parallel interface read/write frequency
POWER SUPPLY REQUIREMENTS
Power-supply voltage, pin AVDD
Power-supply voltage, pins CVDD and DVDD
Power-supply voltage, pin DVDD
Total power(1)
Pin WR, option 1
Pin WR, option 2
Pin CS
25
40
22
MHz
MHz
MHz
4.5
3.3
2.7
5.5
5.5
5.5
CVDD ≥ DVDD ≥ BVDD
CVDD ≥ DVDD ≥ BVDD
All supplies = 5V
One filter module(2)
Four filter modules(2)
SPI interface
V
V
24.5
260
850
78
mW
Power-supply current
µA/MHz
µA/MHz
µA/MHz
µA/MHz
µA/MHz
Power-supply current
Parallel interface(3)
83
Signal generator
140
SIGNAL GENERATOR OUTPUT
VOH
VOL
VOH
VOL
RLOAD = 50Ω, bit HPE = 1
RLOAD = 50Ω, bit HPE = 1
RLOAD = 500Ω, bit HPE = 0
RLOAD = 500Ω, bit HPE = 0
4.60
4.60
4.73
0.26
4.73
0.26
V
V
V
V
0.4
0.4
(1) Power consumption with two filter modules functioning, both set to Sinc3, SOSR = 256.
(2) The filter module is configured with the comparator unit filter set to Sinc3, COSR = 32 and the sinc unit filter set to Sinc3 structure and
SOSR = 256.
(3) All three modes.
3
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
DEVICE INFORMATION
RHA PACKAGE
QFN-40
(TOP VIEW)
30 BVDD
29
CVDD
IN1
1
2
GND
28 AD0
27 AD1
26 AD2
25 AD3
24 AD4
23 AD5
22 AD6
21 AD7
CLK1
IN2
3
4
5
CLK2
IN3
AMC1210
6
CLK3
IN4
7
8
CLK4
AVDD
9
10
4
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
DEVICE INFORMATION (continued)
Table 1. TERMINAL FUNCTIONS
TERMINAL
NO.
1
NAME
CVDD
IN1
I/O
DESCRIPTION
Modulator side supply(1)
2
Input
Data input from Modulator 1
3
CLK1
IN2
Bidirectional Clock from/to Modulator 1
Input Data input from Modulator 2
Bidirectional Clock from/to Modulator 2
Input Data input from Modulator 3
Bidirectional Clock from/to Modulator 3
Input Data input from Modulator 4
4
5
CLK2
IN3
6
7
CLK3
IN4
8
9
CLK4
AVDD
PWM1
PWM2
AGND
DVDD
GND
CLK
SH1
SH2
ACK
INT
Bidirectional Clock from/to Modulator 4
Signal generator supply
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Output
Output
Signal generator output
Signal generator output (inverted)
Signal generator ground
Core supply
Ground
Input
Input
System clock
First asynchronous sample-and-hold
Second asynchronous sample-and-hold
Acknowledge signal
Input
Output
Output
Interrupt signal
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
GND
BVDD
WR
Bidirectional Data bus bit 7 (most significant bit)
Bidirectional Data bus bit 6
Bidirectional Data bus bit 5
Bidirectional Data bus bit 4
Bidirectional Data bus bit 3
Bidirectional Data bus bit 2
Bidirectional Data bus bit 1
Bidirectional Data bus bit 0 (least significant bit)(2)
Ground
Controller side supply(3)
Input
Input
Input
Input
Input
Input
Input
Input
Write signal(2)
Read signal(2)
Chip select signal(2)
Address latch enable
First mode pin
RD
CS
(2)
ALE
M0
M1
Second mode pin
RST
TE
Active-low asynchronous reset
For factory test only; must be tied to ground
Core supply
DVDD
GND
Ground
(1) The pins for the modulator side are 1 to 9.
(2) Functionality is dependent on device setup. To see a list of pin functions/names in each mode, see Table 3.
(3) The pins for the controller side are 16 to 38.
5
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
MODULATOR INPUT MODES
TIMING CHARACTERISTICS
Over recommended operating free-air temperature range at –40°C to +125°C, DVDD = +5V, CVDD = +5V, BVDD = +2.7V, unless otherwise
noted.
PARAMETER
MIN
MAX
1/64th of CLK period
tw1 –10
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tw1
tw2
tsu1
th1
Mode 0 clock period CLKx
45
Mode 0 clock high time CLKx
10
Setup time from data valid to CLKx high
Hold time from CLKx high to data invalid
Mode 1 clock period CLKx
5
5
tw3
tw4
tsu2
th2
90
1/128th of CLK period
tw3 –10
Mode 1 clock high time CLKx
20
Setup time from data valid to CLKx high or low
Hold time from CLKx high or low to data invalid
Mode 2 data width INx
5
5
tw5
tw6
tw7
tw8
tsu3
th3
45
Mode 2 data pulse width INx
22
Mode 3 clock period CLKx
22
1/32nd of CLK period
tw7 –5
Mode 3 clock high time CLKx
5
Setup time from data valid to any CLKx high
Hold time from any CLKx high to data invalid
System clock period CLK
5
5
106
tw9
tw10
tw11
tw12
td1
11
System clock high time CLK
3
tw9 –3
Mode 3 generated clock period CLKx
Mode 3 generated high time CLKx
Delay from system clock CLK high to generated CLKx high
Delay from system clock CLK low to generated CLKx low
Setup time from data valid to any CLKx high
Hold time from any CLKx high to data invalid
tw9
tw9 x MD control bits
tw10 - 2
tw10 +2
0
0
5
5
3
3
td2
tsu4
th4
Mode 0
Mode 1
tw2
tw1
tw4
tw3
CLKx
CLKx
tsu1
th1
tsu2
th2
tsu2
th2
INx
INx
Mode 2
tw5
(Manchester-encoded bit stream)
Modulator internal clock
Modulator internal data
tw6
1
1
0
1
1
0
0
1
1
INx
Mode 3 (CLKx is driven externally)
tw7
tw8
Mode 3 (CLKx is generated by AMC1210)
tw9
tw10
CLKx
INx
CLK
tsu3
th3
td11
tw11
tw12
td2
CLKx
INx
tsu4
th4
Figure 1. Modulator Input Mode Timing
6
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
SPI INTERFACE MODES
TIMING CHARACTERISTICS(1)
Over recommended operating free-air temperature range at –40°C to +125°C, DVDD = +5V, BVDD = +2.7V, unless otherwise noted.
Option 1
Option 2
PARAMETER
WR period
MIN
40
10
0
MAX
MIN
25
10
0
MAX
UNIT
ns
tc1
tw1
td1
td2
tsu1
th1
td3
td4
td5
tw2
WR HIGH or LOW time
Delay time from CS falling to WR rising edge
Delay time from CS falling to ADO not tristate
Data setup time
ns
ns
10
10
ns
5
5
5
5
ns
Input data hold time
ns
Output data delay time
24
10
24
10
ns
Enable lag time
10
15
10
15
ns
ADO disable time
ns
Sequential transfer delay
ns
(1) All input signals are specified with tR = tF = 5ns (10% to 90% of BVDD) and timed from a voltage level of (VIL + VIH)/2.
CS
tc1
td4
24
tw2
3
1
2
4
8
9
10
WR
RD
td1
tw1
Address
Address
Address
A5
Address
A4
Data IN
Data IN
Command bit
R/W
D14
td3
A6 (MSB)
A0 (LSB)
D0 (LSB)
D15 (MSB)
tsu1
th1
td5
Data OUT
D0 (LSB)
Data OUT
D15 (MSB)
D14
AD0
td2
Figure 2. SPI Interface Option 1—SPI Normal Interface
CS
tc1
td4
24
tw2
1
2
3
4
8
9
10
25
WR
RD
td1
tw1
Address
Data IN
Data IN
Command bit
R/W
Address
Address
A5
Address
A4
D14
td3
A6 (MSB)
A0 (LSB)
D15 (MSB)
D0 (LSB)
tsu1
th1
td5
Data OUT
D15 (MSB)
Data OUT
D0 (LSB)
AD0
D14
td2
Figure 3. SPI Interface Option 2—SPI Fast Interface (> 25MHz)
7
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
PARALLEL MODE 1
TIMING CHARACTERISTICS(1)
Over recommended operating free-air temperature range at –40°C to +125°C, DVDD = +5V, BVDD = +2.7V, unless otherwise noted.
PARAMETER(2)
MIN
40
5
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tw1
tw2
td1
td2
tw3
tw4
tsu1
th1
tsu2
th2
td3
td4
tw5
tw6
td5
td6
td7
CS low width
CS high width
Delay time from CS low to WR low
Delay time from WR high to CS high
WR low width
3
5
10
10
0
WR high width
Setup time from ALE high to WR low
Hold time from WR high to ALE low
Setup time from address valid to WR high
Hold time from WR high to address invalid
Delay time from CS low to RD low
Delay time from RD high to CS high
RD low width
2
6
5
0
6
30
13
RD high width
Delay time from RD low to data valid
Delay time from RD high to databus in tristate
Delay time from WR high to RD low
30
10
0
10
(1) All input signals are specified with tR = tF = 5ns (10% to 90% of BVDD) and timed from a voltage level of (VIL + VIH)/2.
(2) tw2 is obsolete if CS stays low between the WR and RD pulses.
Parallel mode 1, write access
CS
tw1
td1
tw2
td2
tw3
tw4
WR
RD
tsu1
th1
ALE
tsu2
th2
ADDR
MSB
LSB
MSB
AD(7:0)
ADDR
ADDR+1
Internal address
Parallel mode 1, read access
CS
WR
td7
td4
td3
tw6
tw5
RD
ALE
td5
td6
ADDR
MSB
LSB
MSB
AD(7:0)
Internal address
ADDR
ADDR+1
Figure 4. Parallel Mode 1 Timing
8
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
PARALLEL MODE 2
TIMING CHARACTERISTICS(1)
Over recommended operating free-air temperature range at –40°C to +125°C, DVDD = +5V, BVDD = +2.7V, unless otherwise noted.
PARAMETER(2)
MIN
40
5
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tw1
tw2
td1
td2
td3
tw3
tw4
tw5
td4
tsu1
th1
td5
tsu2
th2
td6
tw6
tw7
td7
td8
td9
CS low width
CS high width
Delay time from ALE low to CS high
Delay time from WR high to CS high
Delay time from CS low to WR low
WR low width
5
5
3
10
10
10
10
6
WR high width
ALE high width
Delay time from ALE low to WR low
Setup time from address valid to ALE low
Hold time from ALE low to address invalid
Delay time from CS low to RD low
Setup time from data valid to WR high
Hold time from WR high to data invalid
Delay time from RD high to CS high
RD low width
5
0
6
5
6
30
13
RD high width
Delay time from RD low to data valid
Delay time from RD high to databus in tristate
Delay time from ALE low to RD low
30
10
0
10
(1) All input signals are specified with tR = tF = 5ns (10% to 90% of BVDD) and timed from a voltage level of (VIL + VIH)/2.
(2) tw2 is obsolete if CS stays low between the WR, RD and ALE pulses.
Parallel mode 2, write access
CS
tw1
tw2
td1
td2
td3
tw4
tw3
WR
RD
tw5
td4
ALE
tsu1
th1
tsu2
th2
ADDR
MSB
LSB
MSB
ADDR+1
AD(7:0)
Internal address
ADDR
Parallel mode 2, read access
CS
WR
td9
td6
td5
tw7
tw6
RD
ALE
td7
td8
ADDR
AD(7:0)
MSB
LSB
MSB
Internal address
ADDR
ADDR+1
Figure 5. Parallel Mode 2 Timing
9
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
PARALLEL MODE 3
TIMING CHARACTERISTICS(1)
Over recommended operating free-air temperature range at –40°C to +125°C, DVDD = +5V, BVDD = +2.7V, unless otherwise noted.
PARAMETER(2)
MIN
40
5
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tw1
tw2
td1
td2
td3
td4
tw3
tw4
tw5
td5
tsu1
th1
tsu2
th2
td6
td7
td8
CS low width
CS high width
Delay time from WR low to CS low
Delay time from ALE high to CS high
Delay time from RD high to CS high
Delay time from CS low to RD low
RD low width
5
5
5
3
10
30
6
RD high width
ALE low width
Delay time from ALE high to RD low
Setup time from address valid to ALE high
Hold time from ALE high to address invalid
Setup time from data valid to RD high
Hold time from RD high to data invalid
Delay time from RD low to data valid
Delay time from RD high to databus in tristate
Delay time from WR high to CS low
10
5
5
5
5
30
10
0
5
(1) All input signals are specified with tR = tF = 5ns (10% to 90% of BVDD) and timed from a voltage level of (VIL + VIH)/2.
(2) tw2 is obsolete if CS stays low between the RD and ALE pulses.
Parallel mode 3, write access
CS
tw2
tw1
td1
td2
tw4
td3
td4
tw3
RD
WR
tw5
td5
ALE
tsu1
th1
tsu2
MSB
th2
ADDR
LSB
MSB
AD(7:0)
Internal address
ADDR
ADDR+1
Parallel mode 3, read access
CS
RD
td8
WR
ALE
td6
td7
AD(7:0)
LSB
ADDR
MSB
MSB
Internal address
ADDR
ADDR+1
Figure 6. Parallel Mode 3 Timing
10
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
TYPICAL CHARACTERISTICS
At –40°C to +125°C, AVDD, CVDD, DVDD = +5V, BVDD = +2.7V, unless otherwise noted.
The following condition must be true on the supplies: CVDD ≥ DVDD ≥ BVDD.
FILTER MODULE CURRENT
vs TEMPERATURE
INTERFACE MODULE CONTROL
vs TEMPERATURE
1000
90
88
86
84
82
80
78
76
74
72
70
68
Parallel mode
4 filters
800
600
400
200
0
SPI mode
1 filter
-40
25
Temperature (°C)
85
125
-40
25
85
125
Temperature (°C)
Figure 7.
Figure 8.
SIGNAL GENERATOR CURRENT
vs TEMPERATURE
PWM OUTPUT VOLTAGE
vs TEMPERATURE
155
150
145
140
135
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
VOH
VOL
-40
25
Temperature (°C)
85
125
-40
25
Temperature (°C)
85
125
Figure 9.
Figure 10.
TYPICAL CURRENT CONSUMPTION
vs SUPPLY VOLTAGE
14
12
10
8
6
4
2.7
3.0
3.3
3.7
4.0
4.3
4.5
5.0
5.5
Supply (V)
Figure 11.
11
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
THEORY OF OPERATION
Overview
The AMC1210 is a flexible digital filter device specifically designed for motor control applications. It incorporates
four independent digital filters into a digital processing block, allowing communication via SPI bus or 8-bit,
multiplexed parallel I/O. Each datastream input can be clocked in using an external clock or a clock provided by
a delta-sigma modulator. A time measurement unit allows software monitoring of the sample speed and data
acquisition, and a comprehensive control and interrupt unit allows real-time monitoring of the AMC1210 status. A
digital comparator unit is provided to alert programmable peak conditions on the different datastreams. When
used in current measurement applications, the digital comparator unit can alert a system to over- or
under-current situations.
Interface Module
The AMC1210 can communicate with digital signal processors (DSPs) or microcontrollers (µCs) in four different
interface modes: one serial mode and three 8-bit, multiplexed parallel modes. The serial mode is a standard SPI
mode, normally with a 24-bit transfer. The multiplexed parallel modes are designed to work together with a wide
range of controllers. Mode pins M0 and M1 determine the mode selection. Table 2 shows the digital interface
configuration.
Table 2. Digital Interface Configuration
INTERFACE MODES PIN M1
PIN M0
SPI
0
0
1
1
0
1
0
1
Parallel Mode 1
Parallel Mode 2
Parallel Mode 3
The digital interface pins perform different functions depending on the interface mode. Table 3 shows the pin
operations in different modes.
Table 3. Pin Functions in Different Communication Modes
PIN
M1
SPI MODE
PARALLEL MODE 1
0
PARALLEL MODE 2
1
PARALLEL MODE 3
1
0
M0
0
1
0
1
ALE
CS
–
Address/Data Select
Chip Select
Read
Address Latch Enable
Chip Select
Read
Address Valid
Chip Select
Strobe
Frame sync
RD
SPI Data In
WR
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
SPI Clock
Write
Write
Read/Write
Databus 0 (LSB)
Databus 1
Databus 2
Databus 3
Databus 4
Databus 5
Databus 6
Databus 7 (MSB)
SPI Data Out
Databus 0 (LSB)
Databus 1
Databus 2
Databus 3
Databus 4
Databus 5
Databus 6
Databus 7 (MSB)
Databus 0 (LSB)
Databus 1
Databus 2
Databus 3
Databus 4
Databus 5
Databus 6
Databus 7 (MSB)
–
–
–
–
–
–
–
12
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Clock Setup
The clock pin CLK controls the timing of several functions. Table 4 shows the units and features that use the
CLK signal for timing.
Table 4. CLK Pin Functions
MODULE/UNIT
FEATURE
Signal generator
CLOCK FUNCTION
Determines output data rate
Interface/Signal Generator
Manchester Decoder in control unit
CLKx signal in control unit
Allows decoding of Manchester data
Provides timing for CLKx pin when bit CD in the control
parameter = '1'
Filter/Input Control
Clock dividers for CLKx in control unit
Modulator failure detection
Time measurement
Divides CLKx speed
Allows AMC1210 to monitor input clock CLKx
TMU counts number of CLK cycles when TM = 0
Filter/Time Measurement
If none of the features in this table are needed, the CLK pin should be connected to GND to avoid any increased
current consumption.
SPI Mode
The SPI interface runs fully asynchronously to the rest of the system. The four signals of the SPI interface are
WR, RD, AD0 and CS. The maximum speed of the SPI interface is 40MHz. When the select signal CS is high,
the entire SPI interface is in reset state, except the Address and the Data Register. The SPI clock WR and the
serial data input RD are disabled when CS is high. The incoming data is strobed by the SPI interface on the
falling edge of the WR. Outgoing data is put on the output AD0 on the rising edge of the WR (see SPI Interface
Modes). For a transmission of one 16-bit data word, 24 bits are required. The first incoming bit to the AMC1210
determines if the entire transmission is a read or a write operation. A high bit indicates a read operation, and a
low bit indicates a write operation. There are seven address bits. The 16 data bits are transmitted or received
after the address bits, according to the sequence shown in Table 5.
Table 5. SPI Write 24-Bit Word Format
MSB
LSB
A0
A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
R/W
Address
Data
SPI Option 1
In SPI option 1, one 16-bit transfer is accomplished in the following manner:
1. On the first falling edge of WR, the read/write bit is strobed.
2. On the second falling edge of WR, the MSB of the address (bit 6) is strobed.
3. On the eighth falling edge of WR, the LSB of the address (bit 0) is strobed and the corresponding data of the
register map is read.
4. On the ninth rising edge (MSB), the data read from the register map is latched into a shift register and
shifted one position each rising edge of the WR. At speeds below 25MHz, it is recommended to perform a
read on the next falling edge (Option 1). This data is always sent out, even when a write operation is
performed.
5. On the 24th falling edge of WR (LSB), the last data bit is shifted in from RD and a write pulse is generated
to write the data into the register map, if a write operation was performed.
Figure 2 and Figure 3 provide detailed timing information for the SPI modes.
13
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
During continuous read or write, the address increments after each read or write. When the address reaches
7Fh, the address counter starts over from 0. The data is written into the register map on the 16th WR of a data
word. If the CS is inactive before the 16th WR in a data word, the data is not written into the register map; the
data is lost. Figure 12 shows a typical example of this functionality.
CS
WR
RD
8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs 8 SPICLKs
Address
1st Data to write
1st read Data
2nd Data to write
2nd read Data
3rd Data to write
3rd read Data
4th Data to write
4th read Data
Don't care
AD0
Figure 12. Typical Serial Communication Operation
SPI Option 2
SPI option 2 is recommended for use when the clock speed is greater than 25MHz. The only difference between
option 1 and 2 is the edge from which the output data is strobed. In option 2, the user should read the data on
the rising edge after the data from the register map is latched (one half clock cycle after Option 1). In this case,
an extra clock cycle is needed (25 clock cycles instead of 24). See the timing diagram in Figure 3.
Parallel Mode 1
In Parallel Mode 1, the host port uses WR and RD for independent write and read access to the AMC1210. The
current cycle is processed only when the CS input of the AMC1210 is low. RD indicates to the AMC1210 that
the host processor has requested a data transfer. The AMC1210 then outputs data to the host.
To configure the registers in the AMC1210, the host process issues a WR signal to indicate that valid data is
available on the bus. The data is latched into the AMC1210 with the rising edge of the WR. The address for the
AMC1210 must be valid at the first rising edge of WR. To indicate that an address is issued, the signal ALE
must be set to high before the WR signal is set to low. The CS signal can stay low between two consecutive
writes or reads.
Figure 4 provides a detailed timing diagram of Parallel Mode 1.
Parallel Mode 2
In Parallel Mode 2, the host port uses WR and RD for independent write and read access to the AMC1210. The
current cycle is processed only when the CS input of the AMC1210 is low. RD indicates to the AMC1210 that
the host processor has requested a data transfer. The AMC1210 then outputs data to the host.
To configure the AMC1210 registers, the host process issues a WR signal to indicate that valid data is available
on the bus. With the rising edge of WR, the data is latched into the AMC1210. The address is latched into
AMC1210 when the signal ALE is set to low. The CS signal can stay low between two consecutive writes or
reads.
Figure 5 provides a detailed timing diagram of Parallel Mode 2.
14
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Parallel Mode 3
In Parallel Mode 3, the host port uses RD and WR for write and read access to the AMC1210. The current cycle
is processed only when the CS input of the AMC1210 is low. WR indicates to the AMC1210 that the host
processor has initiated a read or write transfer. If WR is high, the AMC1210 outputs data to the host when RD is
also low.
To configure the registers in the AMC1210, the host process issues a RD signal together with WR low to
indicate that valid data is available on the bus. With the rising edge of the RD signal, the data is latched into the
AMC1210. The address is latched into AMC1210 when the signal ALE is set high. The CS signal can stay low
between two consecutive writes or reads.
Figure 6 provides a detailed timing diagram of Parallel Mode 3.
In all parallel modes, each address can be accessed sequentially without writing a new address to the
AMC1210. When an address is set by the user, a pointer is also set to that address. After each successive read
or write operation, the address is incremented by one in the register map.
FILTER MODULE
The filter module consists of the control block unit, the comparator filter unit, the sinc filter unit, a time
measurement unit and a demodulator/integrator unit. Each unit can be individually programmed for several
different modes of operation. Figure 13 shows a block diagram of one filter module. The four filter modules are
identical and are able to be configured independently.
Comparator Unit
HLT
COMPHx and COMPLx
to Interrupt Unit
COMPHx
COMPLx
LLT
Control Unit
Parallel or
serial data
Filter Unit
Serial
data
Integrator Unit
Data
Register X
Decoding
Modulator Input (INx)
DEMODULATOR
INTEGRATOR
Clock
Modulator Clock (CLKx)
1:1
to
1:16
Mode 3 Only
Parallel data
Sample-and-Hold (SHx)
Time Unit
Time
Register X
TM = 1
TM = 0
Counter
Parallel data
System Clock (CLK)
Figure 13. AMC1210 Filter Module
15
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
FILTER MODULE (continued)
Control Unit
The control unit translates the modulator input data and the corresponding clock so that it can be used by the
AMC1210. Four input options are available, depending on the mode of the modulator. These options are
selected through the bits MOD1 and MOD0 in the Control Parameter Register. Table 6 describes each input
mode. A detailed diagram of the timing of each of these modes can be found in the Timing Characteristics
section; see Figure 1.
Table 6. Interface Modes
MODULATOR MODE
MOD1
MOD0
DESCRIPTION
The modulator clock is running with the modulator data rate. The modulator
data is strobed at every rising edge of the modulator clock.
0
0
0
The modulator clock is running with half of the modulator data rate. The
modulator data is strobed at every edge of the modulator clock.
1
2
3
0
1
1
1
0
1
The modulator clock is off and the modulator data is Manchester-encoded.
The modulator clock is running with double of the modulator data rate. The
modulator data is strobed at every other positive modulator clock edge.
In Modulator Mode 2, the data is Manchester-encoded. An automatic calibration is continuously performed to
achieve optimum decoding performance. The status of this calibration can be checked in the Control Parameter
Register bits MS10–MS0 and in the Status Register bits MALx and MAFx. The clock input CLKx is ignored in
this mode.
Input Clocking
The filter module clock is separate from the system clock (except when using Modulator Mode 3). This design
permits the filter module to run asynchronously from the control module, allowing two different speeds for input
data and control block timing. The clock setup is different for each input mode. See Table 7.
Table 7. Clock Operation in Each Interface Mode
INPUT MODE
CLOCK FUNCTIONALITY
The clock for the filter module is fed by the CLKx input, which can be either external or driven by the
modulator. The frequency is the same.
0
1
2
Each edge of CLKx generates a pulse, which clocks the filter module.
The clock for the filter module is generated by the Manchester decoder.
The clock source is the system clock, from the CLK pin. This clock can be divided down by a
programmed number between 1 and 8 by bits MD2–MD0 in the Clock Divider Register. This clock can
also be fed to the CLKx pin to drive the modulator clock if the bit CD in the Control Parameter Register
is set to '1'.
3
Note that as long as the input data is clocked in correctly, all of the filter module functions (sinc filter unit,
comparator unit, etc.) will be clocked at the same rate.
Manchester Decoding
Manchester signaling is a method of encoding a data signal in such a way that it can be retrieved without the
need of a separate clock line. When configured in Mode 2, the AMC1210 can translate a Manchester-encoded
signal on the INx pin into a clock signal and a data signal. An automatic calibration is continuously performed to
optimize the decoding of the data.
16
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
The calibration mechanism follows this sequence:
1. The modulator data is sampled at the frequency of the system clock (CLK).
2. The number of CLK cycles between transitions is counted and recorded for 1024 consecutive transitions.
3. The resulting array will have a '1' in the bit location that corresponds to the number of CLK cycles counted
between transitions. For example, the sequence shown in Table 8 means that there was at least one
instance where three and four, as well as seven and eight, CLK cycles occurred between two transitions.
This array is stored in the bits MS10–MS0 in the Control Parameter Register.
4. An algorithm looks for a group of zeros that has ones before and after it. If this pattern is not found, the bits
MALx and MAFx in the Status Register are set high.
5. If the algorithm is successful, it will use the location of the first '0' as the number of CLK cycles needed to
determine the frequency and which transitions are valid in the Manchester code.
6. The algorithm starts over from Step 2 automatically.
Table 8. Example Control Parameter Register
VALUE
BIT
CLK CYCLES
0
0
MS9
10
0
MS8
9
1
MS7
8
1
MS6
7
0
MS5
6
0
MS4
5
1
MS3
4
1
MS2
3
0
MS1
2
0
MS0
1
MS10
11
The MALx bit shows the status of the previous Manchester decoder calibration cycle. If it is high, the decoder
calibration has failed on the previous calibration cycle. The MAFx bit shows if any failures have occurred since
the last read of the Status Register. Any MALx failure will cause MAFx to go high. MAFx is reset to low when the
Status Register is read.
The decoding procedure is performed continuously when the AMC1210 is configured for Modulator Mode 2.
Note that the CLK frequency must be at least six times the Manchester data rate for the decoder to perform
properly.
Comparator Unit
An independent comparator unit allows the user to monitor input conditions with a fast settling time without
sacrificing input measurement resolution. The filter of the comparator unit is similar to the sinc filter unit, with
OSR values ranging continuously between 1 and 32. Setting the OSR to 32, a maximum 15-bit output width of
32,768 can be achieved. The output of the filter is compared with two programmed threshold levels to detect
over- and under-value conditions. These threshold levels are programmed in the high and low level Threshold
Registers for each individual filter module. When an over- or under-value condition occurs, it signals the interrupt
unit to set an interrupt signal and store the conditions in the Interrupt Register. The Interrupt Register can then
be polled to see which condition caused the interrupt signal. It is not possible to read out the value of the
comparator filter.
This filter, together with the comparators, is generally used to detect over-currents. It is necessary to decide on
an OSR given the desired resolution/settling time combination. This programming will be discussed in more
detail in the Applications Information section.
The comparator filter unit and the sinc filter unit differ in the way they handle input data. The comparator filter
unit translates a low input signal to a '0' and a high input signal to a '1', whereas the sinc filter unit uses '–1' and
'1'. The resulting calculations give only positive values for the output of the comparator filter. The data
representation is straight binary. Table 9 and Figure 14 show the different full-scale values that the comparator
filter can store using different oversampling ratios.
Table 9. Peak Data Values for Different OSR/Filter Combinations
OSR
x
Sinc1
Sinc2
0 to x2
Sinc3
0 to x3
Sincfast
0 to 2x2
0 to 32
0 to x
4
0 to 4
0 to 8
0 to 16
0 to 32
0 to 16
0 to 64
0 to 256
0 to 1024
0 to 64
8
0 to 512
0 to 4096
0 to 32,768
0 to 128
0 to 512
0 to 2048
16
32
17
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
100000
Sinc3
10000
1000
100
10
Sincfast
Sinc2
Sinc1
1
0
2
4
6
8
10 12 14 16 18 20 22 24 26 28 30 32
Oversampling Ratio
Figure 14. Comparator Filter Resolution
The maximum resolution yields the peak values in Table 9 (15 bits binary, 32,768 decimal). Note that in order to
achieve the maximum value, the delta-sigma modulator is operated at absolute maximum positive or negative
full-scale, which is outside of the recommended full-scale range of 80% of most delta-sigma modulators.
Sinc Filter Unit
The AMC1210 utilizes a standard integration/decimation/differentiation scheme to achieve the sinc filter. It can
be configured as a Sinc1, Sinc2, Sinc3 or Sincfast filter with oversampling ratios (OSRs) continuously between 1
and 256. Figure 15 illustrates the frequency response of each type of filter.
SINC1 FILTER RESPONSE(1)
SINC2 FILTER RESPONSE(1)
0
-20
0
-20
-40
-40
-60
-60
-80
-80
-100
-120
-100
-120
0
312.5k
625k
Frequency (Hz)
SINC3 FILTER RESPONSE(1)
937.5k
1562.5k
0
312.5k
625k
Frequency (Hz)
SINCFAST FILTER RESPONSE(1)
937.5k
1562.5k
0
-20
0
-20
-40
-40
-60
-60
-80
-80
-100
-120
-100
-120
0
312.5k
625k
937.5k
1562.5k
0
312.5k
625k
937.5k
1562.5k
Frequency (Hz)
Frequency (Hz)
fCLK
10MHz
32
NOTE: (1) fDATA = 312.5kHz =
=
OSR
Figure 15. AMC1210 Frequency Responses with Various Sinc Filters
18
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
These figures show the digital filter frequency response for one oversampling ratio (SOSR = 32) and a
modulator rate of 10MHz.
The general purpose of the digital filter is to average the input modulator data. Achieving higher resolution
requires additional samples for averaging, thereby increasing the total samples necessary to accurately
represent an abrupt change. It also requires additional clock cycles to complete a single sample. The ratio of
clock cycles to output samples is controlled by the SOSR value (the oversampling ratio for the sinc filter unit) in
the Sinc Filter Parameter Register. Table 10 and Figure 16 show the maximum resolution given different filter
structures and SOSR values.
Table 10. Peak Data Values for Different SOSR/Filter Combinations
SOSR
x
Sinc1
Sinc2
±x2
Sinc3
±x3
Sincfast
±2x2
±x
4
–4 to 4
–16 to 16
–64 to 64
–32 to 32
8
–8 to 8
–64 to 64
–512 to 512
–128 to 128
16
–16 to 16
–32 to 32
–64 to 64
–128 to 128
–256 to 256
–256 to 256
–1024 to 1024
–4096 to 4096
–16,384 to 16, 384
–65,536 to 65,536
–4096 to 4096
–512 to 512
32
–32,768 to 32,768
–262,144 to 262,144
–2,097,152 to 2,097,152
–16,777,216 to 16,777,216
–2048 to 2048
–8192 to 8192
–32,768 to 32,768
–131,072 to 131,072
64
128
256
100000000
Sinc3
10000000
1000000
100000
10000
1000
Sincfast
Sinc2
Sinc1
100
10
1
1
21 41 61 81 101 121 141 161 181 201 221 241 261
Oversampling Ratio
Figure 16. Sinc Filter Resolution
19
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
The sinc filter has a bit width of 25 bits and a signed two's complementary data representation. The maximum
possible resolution gives a 26-bit word (+/-16,777,216). Note that this value is only reached if the delta-sigma
modulator is operated at absolute maximum positive or negative full-scale, which is beyond the recommended
full-scale range of 80% of most delta-sigma modulators. This value also does not represent the resolution of the
signal. The signal resolution is determined by the modulator, and increasing the filter bit width will not offer any
improved noise performance beyond the modulator capabilities.
Figure 17 shows how a typical application would use the digital filter. When the filter is enabled, it is continuously
processing data and generating output words. When an output word is ready to read, the processor is first
triggered by a rising edge on the ACK pin. Then the Interrupt Register is read to check which filter module
generated new data. Once all valid data registers have been read, the ACK pin goes low.
The data registers can be up to 32 bits.
INx
CLKx
ACK
DATA
Previous Value
DATA VALID
REGISTER
I/O
READ INTERRUPT REGISTER
READ DATA REGISTER
Figure 17. Typical Data Read Sequence
20
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Integrator Unit
The integrator allows digital integration (summation) of the filter output data or the direct modulator input data
when the sinc filter unit is bypassed. It consists of a parameterized integrator and a data shift unit. The integrator
is a simple 32-bit binary two's complement accumulator. The time of integration is determined by either the IOSR
value or an external sample-and-hold signal. The bit IMOD in the Integrator Parameter Register determines
which mode is used.
The integrator is enabled by setting the bit IEN in the Integrator Parameter Register to high. When IEN is low,
the integrator is disabled, reset, and bypassed.
The input to the integrator is fed by the sinc filter unit. This can be adjusted to allow the input to feed directly into
the integrator. See Bypassing the Sinc Filter Unit.
Sample-and-Hold Mode (IMOD = 1)
If Sample-and-Hold Mode is selected, the SHS bit in the Control Parameter Register determines which
sample-and-hold signal is used to determine the total integration time. When a rising edge occurs on the
selected sample-and-hold pin, the resulting integrator value is stored in the Data Register and the integrator is
reset.
Oversampling Mode (IMOD = 0)
In Oversampling Mode, the integrator sums a preset number of samples from the sinc filter unit, determined by
an oversampling ratio value (IOSR) in the Integrator Parameter Register. The integrator can be configured with
oversampling ratios continuously between 1 and 128. The integrator is sampled at the data output rate of the
sinc filter unit. Table 11 shows the different full-scale values that the integrator can store with different
oversampling ratios, assuming that the sinc filter unit is set to SOSR = 256 at the full-scale output.
Table 11. Peak Data Values
for Different IOSR Values
INTEGRATOR OUTPUT MAX
IOSR
x
(with a Sinc3 Structure)
–(SOSR3)(x) to (SOSR3)(x)
–67,108,864 to 67,108,856
4
8
–134,217,728 to 134,217,712
–268,435,456 to 268,435,424
–536,870,912 to 536,870,848
–1,073,741,824 to 1,073,741,696
–2,147,483,648 to 2,147,483,648
16
32
64
128
The start of an integrator cycle in Oversampling Mode is controlled by the sinc filter unit. A new integrator cycle
is started when the sinc filter is enabled. The bit MFE in the Clock Divider Register can be used to synchronize
the integrator unit in all four of the filter modules. Following the rising edge of the MFE bit, the integrator will
begin to accumulate data in all four modules. When the same data output rate is used on all sinc filters,
synchronous timing is achieved.
Integrator Overflow
Meeting or exceeding the maximum values will trigger an integrator overflow (IOx goes high). This overflow
condition is only possible in Oversampling Mode when the sinc filter is set to a Sinc3 structure and it outputs
only full-scale values.
In Sample-and-Hold Mode, the integrator flag will go high if the maximum integrator value is exceeded
(–2,147,483,648 or 2,147,483,648). This event will occur if the sample-and-hold signal SHx is held in the active
state longer than the overflow time.
21
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Equation 1 calculates the time it takes for the integrator to overflow:
(
)
INTMAX @ SOSR
tOVERFLOW
+
ǒ
Ǔ
FILTOUT @ fINPUT
(1)
where:
•
•
•
•
INTMAX = the maximum integrator value (–2,147,483,648 if FILTOUT< 0, 2,147,483,648 otherwise)
FILTOUT = Average Sinc filter output value (from –FILTMAX to +FILTMAX; see Table 10 )
SOSR = oversampling ratio of the Sinc filter
fINPUT = modulator data rate
For example, if the sinc filter outputs an average code value of 100,000 at a rate of 39.06kHz (fINPUT
10.0MHz/SOSR = 256), it will take 549.8ms for an integrator overflow flag to occur.
=
When integrator overflow occurs, the integrator value is reset and integration continues.
16-Bit Data Shifting
If 16-bit data representation is chosen (DR is high), the shift control bits SH in the Integrator Parameter Register
control which 16-bit part of a 32-bit data word is sent to the register map. The shift control bits are the number of
left shifts in the 32-bit data word to achieve the maximum 16-bit value range. For example, if the sinc filter runs
with a Sinc2 structure and an oversampling ratio of 256, the data values will be in the range of –16,777,216 to
16,777,216. To get a maximum 16-bit range of –32,767 to 32,767, the shift control bits should be set to 9. In this
case, 9 LSBs of the 25-bit word are lost. The sign bit is not affected by the shift, which means the sign is always
correct, regardless of the shift control bits.
Table 12 shows an example. The first column shows the original 32-bit word, the second column shows the SH
bits value, and the last column shows which bits of the 32-bit word will be output in 16-bit mode.
Table 12. 16-Bit Representation Example
16-BIT
32-BIT WORD
SH VALUE
REPRESENTATION
b31–b0
1
9
b16–b1
b24–b9
14
b29–b14
Bypassing the Sinc Filter Unit
If the integrator is used without the sinc filter unit, the bit FEN has to be set high, the sinc filter structure has to
be set to Sinc1, and the sinc filter OSR has to be set to '1'. In this case, the integrator will sum the direct input
data from the modulator.
Demodulation
Obtaining the resolver position from the AM-modulated resolver input signal requires mathematical
demodulation. This calculation is performed by the AMC1210 after phase calibration. Modulation is enabled by
setting the DEN bit in the Integrator Parameter Register high. For more information, see the Signal Generator
Unit description and the Applications Information.
Time Measure Unit
The time measure unit provides two modes of measuring times, depending on the TM bit in the Control
Parameter Register. A counter is implemented in the time measure unit that counts clock cycles from the
modulator clock input or the system clock.
The maximum measured time, tMAX, is calculated with the formula shown in Equation 2. fCLK is either the
modulator clock speed or the system clock speed.
65536
fCLK
tMAX
+
(2)
22
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Mode 1 (TM = 1)
In Mode 1, the time measure unit updates the Time Register with the elapsed amount of incoming modulator
clock cycles between two rising edges of the selected sample-and-hold signal (selected by the SHS bit of the
Control Parameter Register). This mode can be used to measure the speed of the modulator clock or determine
the number of input bits that have been clocked into the filter module. Each time a positive edge of the selected
sample-and-hold is detected, the Time Register will be updated with the time counter value, and the time
counter will be reset. Figure 18 shows an example of a typical functional timer sequences in Mode 1.
MODE 1 (TM = 1)
SH1
or
SH2
CLKx
TIMER
1
2
3
61
62
63
64
65
66
67
125 126 127 128
1
2
3
61
62
63
64
65
66
67
68
69
70
71
TIME
REGISTER
Previous Value
128
Figure 18. Typical Functional Timer Sequence, Mode 1 (TM = 1)
Mode 2 (TM = 0)
In Mode 2, the time measure unit updates the Time Register with the elapsed amount of system clock cycles
from the last available data to the next rising edge of the selected sample-and-hold signal. Each time data is
available, that is, when the sinc filter or the integrator has new data, the timer will reset. The timer continuously
counts when a rising edge of the selected sample-and-hold signal occurs. At this point, the Time Register is
updated with the time counter value, and the time counter will be reset. Figure 19 shows an example of a typical
functional timer sequence in Mode 2.
Since the Time Register is a 16-bit register, the maximum time measured is 65,536 clock cycles. The bit TOx in
the Status Register is set to high when the time counter receives an overflow (that is, when the counter changes
from 0xFFFF to 0x0000). This status bit is reset when the Status Register is read.
MODE 2 (TM = 0)
DATA
Data Valid
REGISTER
SH1
or
SH2
ACK
CLKx
...
...
...
...
TIMER
1
2
3
1
2
3
125 126 127 128 129
1
2
3
63
64
65
66
67
68
69
70
71
TIME
REGISTER
Previous Value
128
67
Figure 19. Typical Functional Timer Sequence, Mode 2 (TM = 0)
23
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
CONTROL AND INTERRUPT MODULE
The control and interrupt module consists of a Signal Generator unit, a comprehensive interrupt unit and a
register map. The register map contains all control parameters, output data and status bits for the AMC1210. A
detailed description of each register is available in the Register Map section.
Signal Generator Unit
The signal generator (see Figure 20) provides a 5V Pulse Width Modulated (PWM) signal at pin PWM1 and a
complementary signal at PWM2. The output of PWM1 to PWM2 is a ±5V differential signal that can be externally
low-pass-filtered to generate a carrier signal with a predefined clock frequency.
The signal generator is a shift register with a length between 1 and 1024. The shift register is programmed
through the Pattern Register (bits SP). On the first write command to the bits SP, the first 16 bits of the shift
register are loaded. Each following write command causes the data in the shift register to shift 16 bits upwards,
and the 16 bits from the Pattern Register are placed in the LSBs of the shift register. For example, if 874 bits of
predefined pattern are to be stored in the shift register, 55 writes to the Pattern Register must be issued (with
MSB first and LSB last), and the value 873 must be written into the bits PC in the Control Register.
PATTERN REGISTER
BIT 15
BIT 0
SHIFT REGISTER
WORD 63
WORD 0
DIRECTION OF DATA OUTPUT FLOW
DIRECTION OF DATA SHIFT WHEN LOADING
Figure 20. AMC1210 Signal Generator Unit
The output data rate of the signal generator is programmed with the Clock Divider Register (bits SD). The output
data rate can be selected to be an integer division of the CLK rate. For example, if the CLK pin is operating at
40MHz with the bits SD = 4, the bit rate of the signal generator is 10MHz. The length of the pattern can be
programmed with the Control Register (bits PC). A length can be chosen between 1 and 1024 bits. This signal is
designed for use as the carrier frequency in resolver applications, where proper demodulation requires a
completely synchronous clock to the carrier timing.
Calibrating the Signal Generator
The Signal Generator unit also must be in phase with the total system for resolver demodulation. This condition
requires a calibration to align the phase of the Signal Generator output to the sinc filter output. The phase
calibration begins when the bit PCAL in the Clock Divider Register is set high. The AMC1210 performs the
calibration by monitoring the polarity of both the output of the signal generator and the sinc filter. Once the
polarities are defined, a demodulation signal is generated with the corresponding phase shift.
The bit PCAL controls demodulation. Initially, it is set high. The AMC1210 then outputs a low on bit PCAL when
the modulation is performed correctly. The microcontroller can monitor the calibration by reading PCAL. The first
calibration attempt will try to calibrate for one period of the Signal Generator. If PCAL stays high after that
period, then calibration has failed. In order to restart calibration, a low must be written to PCAL in order to reset
the PCAL state. Writing a subsequent high starts the calibration over.
24
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
CONTROL AND INTERRUPT MODULE (continued)
Driving a Signal with the Signal Generator
The resolver can be driven directly from the AMC1210. If the bit HBE is set to high, the pins PWM1 and PWM2
are capable of driving 100mA directly into the resolver coils. If bit HBE = 0, the drive capability is lowered.
The pattern generator is enabled by the bit SGE in the Clock Divider Register.
Interrupt Unit
Figure 21 shows the structure of the interrupt unit.
MIE
MIE
HLT1
COMP1
LLT1
COMPH1
IFH1
IFL1
S
R
Q
Q
IEH1
MIE
IEH1
MIE
IP
INT Pin
= 1
COMPL1
> 1
S
R
IEL1
IEL1
From the
other filter units
Signal when
Interrupt Register is read
From the
watchdog timers
Figure 21. AMC1210 Interrupt Unit
Each comparator output is one interrupt source (COMPHx or COMPLx) creating eight total comparator outputs
in the AMC1210. Each of these eight interrupt sources is stored in a flag register (IFHx or IFLx), if the master
interrupt enable (MIE) and the appropriate interrupt enable (IEHx or IELx) are set to high. This flag register will
be set to high if an interrupt is issued. This flag will be reset if the Interrupt Register is read and the interrupt
source is no longer active. If an interrupt source is still active when the Interrupt Register is read, the appropriate
flag will remain set.
If the modulator clock is failing (when the modulator clock is slower than 1/64th of the system clock CLK), a
watchdog timer will set a flag MFx, if the appropriate modulator flag interrupt enable bit (MFIEx) and the master
interrupt enable (MIE) is set. If the modulator clock is still failing when the Interrupt Register is read, the
appropriate flag remains set. The flag clears if the fail condition is no longer true, and the Interrupt Register is
read.
Any of the 12 interrupt bits will activate the interrupt pin INT, if enabled. The polarity of the INT pin can be
chosen with the Interrupt polarity control bit (IP) in the Control Register.
Acknowledge
The acknowledge pin ACK indicates that new data is available from one of the filter modules. When the
acknowledge pin goes high, new data is available in one or more of the Data Registers. By reading the Interrupt
Register, the filter module with new data can be determined. When one Data Register is read, the appropriate
acknowledge flag in the Interrupt Register will be reset; when all flags are reset, the acknowledge pin is reset to
low. The acknowledge pin can be inverted if the acknowledge polarity control bit (AP) in the Control Register is
set high. The acknowledge flags cannot be set if both the sinc filter and the integrator are disabled. Each
acknowledge flag can be disabled if the Acknowledge Enable control bit (AE) in the appropriate Sinc Filter
Parameter Register is set to low. The acknowledge flag is not set when the oversampling rates of the sinc filter
and the integrator are both set to '1'.
25
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
REGISTER MAP
ADDRESS
0x00
RESET VALUE
NAME
0x0000
0x0000
Interrupt Register
0x01
Control Parameter Register for Filter Module 1
Sinc Filter Parameter Register for Filter Module 1
Integrator Parameter Register for Filter Module 1
High-level Threshold Register for Filter Module 1
Low-level Threshold Register for Filter Module 1
Comparator Parameter Register for Filter Module 1
Control Parameter Register for Filter Module 2
Sinc Filter Parameter Register for Filter Module 2
Integrator Parameter Register for Filter Module 2
High-level Threshold Register for Filter Module 2
Low-level Threshold Register for Filter Module 2
Comparator Parameter Register for Filter Module 2
Control Parameter Register for Filter Module 3
Sinc Filter Parameter Register for Filter Module 3
Integrator Parameter Register for Filter Module 3
High-level Threshold Register for Filter Module 3
Low-level Threshold Register for Filter Module 3
Comparator Parameter Register for Filter Module 3
Control Parameter Register for Filter Module 4
Sinc Filter Parameter Register for Filter Module 4
Integrator Parameter Register for Filter Module 4
High-level Threshold Register for Filter Module 4
Low-level Threshold Register for Filter Module 4
Comparator Parameter Register for Filter Module 4
Control Register
0x02
0x0000
0x03
0x0000
Filter Module 1
0x04
0x7FFF
0x05
0x06
0x07
0x08
0x0000
0x0000
0x0000
0x0000
0x09
0x0000
Filter Module 2
0x0A
0x7FFF
0x0B
0x0C
0x0D
0x0E
0x0000
0x0000
0x0000
0x0000
0x0F
0x0000
Filter Module 3
0x10
0x7FFF
0x11
0x12
0x13
0x14
0x0000
0x0000
0x0000
0x0000
0x15
0x0000
Filter Module 4
0x16
0x7FFF
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x0000
0x0000
0x0000
0x0000
Pattern Register
0x0000
Clock Divider Register
0x0000
Status Register
0x0000/0x00000000(1)
0x0000
Data Register for Filter Module 1(1)
Time Register for Filter Module 1
0x0000/0x00000000(1)
0x0000
Data Register for Filter Module 2(1)
0x20
Time Register for Filter Module 2
Data/Time Output
0x21
0x0000/0x00000000(1)
0x0000
Data Register for Filter Module 3(1)
0x22
0x23
Time Register for Filter Module 3
0x0000/0x00000000(1)
0x0000
Data Register for Filter Module 4(1)
0x24
Time Register for Filter Module 4
0x25 to 0x7F
0x0000
Not used. Read will return 0x0000
(1) The Data Registers can also be represented as 32-bit.
All control parameters are stored in the register map. Additionally, the status of the AMC1210 is read out
through the register map. The mnemonic in the succeeding register description is given in Example 1.
26
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Example 1: Register Description Mnemonic
Bit 8
Bit 9
Bit 10
SHS
The bit position in the
register.
CS1
–
The name of the register
bit. A '–' means Not Used
and therefore a write to
such a bit position will get
lost.
'1'
W
'0'
R
'0'
The digit is the reset value.
RW
Indicates if the bit position
is a read-only (R), readable
and writable (RW) or
write-only (W).
REGISTER DESCRIPTIONS
This section describes the functionality of each register and its corresponding bits.
Interrupt Register (address 0x00)
The Interrupt Register contains the 12 interrupt flags together with the acknowledge flags. If an interrupt occurs
(that is, when the output of the comparator filter is above the high level threshold or below the low level
threshold, or when one of the modulators is not functional), the appropriate interrupt flag is set (if enabled). An
interrupt flag is reset when the Interrupt Register is read and the corresponding interrupt source is no longer
active. The acknowledge bits are reset when the corresponding data register is read. Table 13 describes the
Interrupt Register.
Table 13. Interrupt Register
Bit 15
AF4
Bit 14
AF3
Bit 13
AF2
Bit 12
AF1
Bit 11
MF4
Bit 10
MF3
Bit 9
MF2
Bit 8
MF1
Bit 7
IFL4
Bit 6
IFH4
Bit 5
IFL3
Bit 4
IFH3
Bit 3
IFL2
Bit 2
IFH2
Bit 1
IFL1
Bit 0
IFH1
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
BIT POSITION
BIT
DESCRIPTION
15
AF4
AF3
AF2
AF1
MF4
MF3
MF2
MF1
Acknowledge flag for Filter 4.
0: No new data available for Filter 4
1: New data available for Filter 4
14
13
12
11
10
9
Acknowledge flag for Filter 3.
0: No new data available for Filter 3
1: New data available for Filter 3
Acknowledge flag for Filter 2.
0: No new data available for Filter 2
1: New data available for Filter 2
Acknowledge flag for Filter 1.
0: No new data available for Filter 1
1: New data available for Filter 1
Modulator failure flag for Filter 4.
0: Modulator is operating normally for Filter 4
1: Modulator failure for Filter 4
Modulator failure flag for Filter 3.
0: Modulator is operating normally for Filter 3
1: Modulator failure for Filter 3
Modulator failure flag for Filter 2.
0: Modulator is operating normally for Filter 2
1: Modulator failure for Filter 2
8
Modulator failure flag for Filter 1.
0: Modulator is operating normally for Filter 1
1: Modulator failure for Filter 1
27
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
BIT POSITION
BIT
DESCRIPTION
7
IFL4
Low-level interrupt flag for Filter 4
0: Comparator Filter 4 output is above the low limit threshold
1: Comparator Filter 4 output is equal to or below the low level threshold, if enabled
6
5
4
3
2
1
0
IFH4
IFL3
IFH3
IFL2
IFH2
IFL1
IFH1
High-level interrupt flag for Filter 4
0: Comparator Filter 4 output is below the high limit threshold
1: Comparator Filter 4 output is equal to or above the high level threshold, if enabled
Low-level interrupt flag for Filter 3
0: Comparator Filter 3 output is above the low limit threshold
1: Comparator Filter 3 output is equal to or below the low level threshold, if enabled
High-level interrupt flag for Filter 3
0: Comparator Filter 3 output is below the high limit threshold
1: Comparator Filter 3 output is equal to or above the high level threshold, if enabled
Low-level interrupt flag for Filter 2
0: Comparator Filter 2 output is above the low limit threshold
1: Comparator Filter 2 output is equal to or below the low level threshold, if enabled
High-level interrupt flag for Filter 2
0: Comparator Filter 2 output is below the high limit threshold
1: Comparator Filter 2 output is equal to or above the high level threshold, if enabled
Low-level interrupt flag for Filter 1
0: Comparator Filter 1 output is above the low limit threshold
1: Comparator Filter 1 output is equal to or below the low level threshold, if enabled
High-level interrupt flag for Filter 1
0: Comparator Filter 1 output is below the high limit threshold
1: Comparator Filter 1 output is equal to or above the high level threshold, if enabled
Control Parameter Register (addresses 0x01, 0x07, 0x0D and 0x13)
The Control Parameter Registers control several parameters for the data acquisition process. The Control
Parameter Register functions include the Manchester decoder calibration status, clock pin direction control,
delta-sigma modulator mode select, sample-and-hold select and time measure mode. Table 14 describes the
Control Parameter Register.
Table 14. Control Parameter Register
Bit 15
MS10
Bit 14
MS9
Bit 13
MS8
Bit 12
MS7
Bit 11
MS6
Bit 10
MS5
Bit 9
MS4
Bit 8
MS3
Bit 7
MS2
Bit 6
MS1
Bit 5
MS0
Bit 4
CD
Bit 3
SHS
Bit 2
TM
Bit 1
Bit 0
MOD1
MOD0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15–5
4
MS10–MS0
CD
Manchester status
Input clock direction.
0: Pin CLKx is an input
1: Pin CLKx is an output. The outgoing clock comes from the modulator clock divider.
3
2
SHS
TM
Sample-and-hold select.
0: Signal SH1 is chosen as sample-and-hold signal
1: Signal SH2 is chosen as sample-and-hold signal
Time measure mode.
0: The time is measured from the last filter update to the last rising edge of the selected
sample-and-hold signal
1: The time is measured between two rising edges of the selected sample-and-hold signal
1–0
MOD1–MOD0
Delta-Sigma Modulator mode.
00: The clock speed is equal to the data rate from the modulator
01: The clock rate is half of the data rate from the modulator
10: The data from the modulator is Manchester decoded
11: The clock rate is twice the data rate of the modulator
28
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Sinc Filter Parameter Register (addresses 0x02, 0x08, 0x0E,and 0x14)
The Sinc Filter Parameter Register includes the oversampling ratio (OSR), filter enable, structure and signal
mode control bits. Table 15 shows the Sinc Filter Parameter Register.
Table 15. Sinc Filter Parameter Register
Bit 15
–
Bit 14
–
Bit 13
–
Bit 12
–
Bit 11
SST1
Bit 10
SST0
Bit 9
AE
Bit 8
FEN
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SOSR7 SOSR6 SOSR5 SOSR4 SOSR3 SOSR2 SOSR1 SOSR0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
15–12
BIT
DESCRIPTION
–
Unused. Always read '0'.
Sinc filter structure.
11–10
SST1–SST0
00: Sinc filter runs with a sincfast structure
01: Sinc filter runs with a Sinc1 structure
10: Sinc filter runs with a Sinc2 structure
11: Sinc filter runs with a Sinc3 structure
9
8
AE
FEN
Acknowledge enable.
0: The acknowledge flag is disabled for the particular filter
1: The acknowledge flag is enabled for the particular filter
Filter enable.
0: The filter is disabled and no data is produced
1: The filter is enabled and data are produced in the sinc filter and/or integrator
7–0
SOSR7–SOSR0
Oversampling ratio. The actual rate is SOSR + 1.
These bits set the oversampling ratio of the filter.
0xFF represents an oversampling ratio of 256.
Integrator Parameter Register (addresses 0x03, 0x09, 0x0F and 0x15)
The Integrator Parameter Register controls the integrator functionality. It specifies the integrator oversampling
ratio, mode select, shift control, integrator and demodulation enable and data representation control bits.
Table 16 shows the Integrator Parameter Register.
Table 16. Integrator Parameter Register
Bit 15
SH4
Bit 14
SH3
Bit 13
SH2
Bit 12
SH1
Bit 11
SH0
Bit 10
DR
Bit 9
DEN
Bit 8
IEN
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
IMOD
IOSR6 IOSR5 IOSR4 IOSR3 IOSR2 IOSR1 IOSR0
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15–11
SH4–SH0
Shift control.
These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data
representation is chosen.
10
9
DR
Data representation.
0: The data is stored in 16-bit two's complement
1: The data is stored in 32-bit two's complement
DEN
Demodulation enable.
0: The demodulation for resolver applications is disabled
1: The demodulation for resolver applications is enabled
8
IEN
Integrator enable.
0: The data from the sinc filter output is stored in the register map
1: The data from the integrator is stored in the register map
7
IMOD
Integrator mode.
0: The oversampling mode updates the data output of the integrator
1: The selected sample-and-hold signal updates the data output of the integrator
6–0
IOSR6–IOSR0
Oversampling ratio. The actual rate is IOSR + 1.
These bits set the oversampling ratio of the integrator.
0x03 represents an oversampling ratio of 4.
29
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
High-Level Threshold Register (addresses 0x04, 0x0A, 0x10 and 0x16)
The High-Level Threshold Register contains the upper level value of the interrupt threshold for the comparator
filter. If the value of the comparator filter is equal to or above the high level threshold, the corresponding interrupt
flag is set (if enabled). Table 17 describes the High-Level Threshold Register.
Table 17. High-Level Threshold Register
Bit 15
–
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
HLT14 HLT13 HLT12 HLT11 HLT10
HLT9
HLT8
HLT7
HLT6
HLT5
HLT4
HLT3
HLT2
HLT1
HLT0
'0'
R
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
'1'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15
–
Unused. Always read '0'.
Unsigned high level threshold for the comparator filter output.
14–0
HTL14–HLT0
Low-Level Threshold Register (addresses 0x05, 0x0B, 0x11 and 0x17)
The Low-Level Threshold Register contains the lower level of the interrupt threshold for the comparator filter. If
the value of the comparator filter is equal to or below the low level threshold, the corresponding interrupt flag is
set (if enabled). Table 18 describes the Low-Level Threshold Register.
Table 18. Low-Level Threshold Register
Bit 15
–
Bit 14
LLT14
Bit 13
LLT13
Bit 12
LLT12
Bit 11
LLT11
Bit 10
LLT10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LLT9
LLT8
LLT7
LLT6
LLT5
LLT4
LLT3
LLT2
LLT1
LLT0
'0'
R
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15
–
Unused. Always read '0'.
14–0
LTL14–LLT0
Unsigned low level threshold for the comparator filter output.
30
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Comparator Filter Parameter Register (addresses 0x06, 0x0C, 0x12 and 0x18)
The Comparator Filter Parameter Register controls several parameters for the comparator filters. It specifies the
oversampling ratio, three interrupt enables and structure control bits. Table 19 shows the Comparator Filter
Parameter Register.
Table 19. Comparator Filter Parameter Register
Bit 15
–
Bit 14
–
Bit 13
–
Bit 12
–
Bit 11
–
Bit 10
–
Bit 9
Bit 8
CS1
Bit 7
CS0
Bit 6
IEL
Bit 5
IEH
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MFIE
COSR4 COSR3 COSR2 COSR1 COSR0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15–10
9
–
Unused. Always read '0'.
Modulator failure interrupt enable.
MFIE
0: The modulator failure flag as well as the output INT is disabled for this particular flag
1: The modulator failure flag is enabled
8–7
CS1–CS0
Comparator filter structure.
00: Comparator filter runs with a sincfast structure
01: Comparator filter runs with a Sinc1 structure
10: Comparator filter runs with a Sinc2 structure
11: Comparator filter runs with a Sinc3 structure
6
5
IEL
IEH
Low-level interrupt enable.
0: The low-level interrupt flag as well as the output INT is disabled for this particular flag
1: The low-level interrupt flag is enabled
High-level interrupt enable.
0: The high-level interrupt flag as well as the output INT is disabled for this particular flag
1: The high-level interrupt flag is enabled
4–0
COSR4–COSR0
Oversampling ratio.
These bits set the oversampling ratio of the filter.
0xFF represents an oversampling ratio of 256.
31
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Control Register (address 0x19)
The Control Register controls the signal pattern generator and the interrupt and acknowledge pin behavior. It
specifies the interrupt and acknowledge pin polarities, the master interrupt enable and the signal pattern
generator length. Table 20 shows the Control Register.
Table 20. Control Register
Bit 15
AP
Bit 14
IP
Bit 13
MIE
Bit 12
–
Bit 11
–
Bit 10
–
Bit 9
PC9
Bit 8
PC8
Bit 7
PC7
Bit 6
PC6
Bit 5
PC5
Bit 4
PC4
Bit 3
PC3
Bit 2
PC2
Bit 1
PC1
Bit 0
PC0
'0'
'0'
'0'
'0'
R
'0'
R
'0'
R
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15
AP
Acknowledge polarity for pin ACK.
0: New data is signaled with a '1' on the pin ACK
1: New data is signaled with a '0' on the pin ACK
14
13
IP
Interrupt polarity for pin INT.
0: An interrupt is signaled with a positive transition on the pin INT
1: An interrupt is signaled with a negative transition on the pin INT
MIE
Master interrupt enable.
0: Interrupt pin and interrupt flags are blocked (interrupt pin INT always inactive).
1: Interrupt pin and interrupt flags are not blocked and can be set and reset (if individually
enabled).
12–10
9–0
–
Unused. Always read '0'.
PC9–PC0
Pattern count.
Defines the length of the shift register for the signal generator
Pattern Register (address 0x1A)
The shift register of the signal generator is written through the Pattern Register. Each time this register is written,
the shift register is shifted 16 bits upwards and the written data is stored in the 16 LSBs of the shift register. The
Pattern Register is a write-only register; a read always returns 0x0000. Table 21 describes the Pattern Register.
Table 21. Pattern Register
Bit 15
SP15
Bit 14
SP14
Bit 13
SP13
Bit 12
SP12
Bit 11
SP11
Bit 10
SP10
Bit 9
SP9
Bit 8
SP8
Bit 7
SP7
Bit 6
SP6
Bit 5
SP5
Bit 4
SP4
Bit 3
SP3
Bit 2
SP2
Bit 1
SP1
Bit 0
SP0
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
'0'
W
BIT POSITION
BIT
SP15–SP0
DESCRIPTION
15–0
Shift register pattern.
32
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Clock Divider Register (address 0x1B)
The Clock Divider Register sets up the signal generator, the modulator clock division and the signal generator
clock. Table 22 shows the Clock Divider Register.
Table 22. Clock Divider Register
Bit 15
–
Bit 14
–
Bit 13
–
Bit 12
HBE
Bit 11
MFE
Bit 10
SGE
Bit 9
Bit 8
Bit 7
Bit 6
MD2
Bit 5
MD1
Bit 4
MD0
Bit 3
SD3
Bit 2
SD2
Bit 1
SD1
Bit 0
SD0
PCAL
SCS1
SCS0
'0'
R
'0'
R
'0'
R
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
'0'
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
BIT POSITION
BIT
DESCRIPTION
15–13
12
–
Unused. Always read '0'.
Signal Generator High-Current Output.
HBE
0: The high current option for pins PWM1 and PWM2 is disabled
1: The PWM1 and PWM2 outputs are in High Current Mode
11
MFE
SGE
Master Filter Enable. Functionally AND'ed with bit FEN in the Sinc Filter Parameter
Register.
0: Sinc filter units of all filter modules are disabled.
1: Sinc filter units can be enabled if bit FEN is '1'.
10
9
Signal Generator enable.
0: Signal generator is disabled
1: Signal generator is enabled
PCAL
Start of phase correction.
Writing a '1' to this bit starts the phase calibration. Reading this bit shows the phase
calibration status:
1: The phase calibration is performing
0: No phase calibration is performing
8–7
SCS1–SCS0
Signal generator Control Select (necessary for Phase Calibration and Demodulation on the
selected channel).
00: The phase calibration is performed on filter module 1
01: The phase calibration is performed on filter module 2.
10: The phase calibration is performed on filter module 3.
11: The phase calibration is performed on filter module 4.
6–4
3–0
MD2–MD0
SD3–SD0
Modulator clock divider.
The coding is equal to the first eight codes in SD; see below.
Signal generator clock divider.
0000: Clock divider is off, outgoing clock equals incoming clock
0001: Outgoing clock is divided by 2
0010: Outgoing clock is divided by 3
0011: Outgoing clock is divided by 4
0100: Outgoing clock is divided by 5
0101: Outgoing clock is divided by 6
0110: Outgoing clock is divided by 7
0111: Outgoing clock is divided by 8
1000: Outgoing clock is divided by 9
1001: Outgoing clock is divided by 10
1010: Outgoing clock is divided by 11
1011: Outgoing clock is divided by 12
1100: Outgoing clock is divided by 13
1101: Outgoing clock is divided by 14
1110: Outgoing clock is divided by 15
1111: Outgoing clock is divided by 16
33
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Status Register (address 0x1C)
The Status Register shows the overflow conditions of the timer and the integrator, and the locked status of the
Manchester Decoder. When the Status Register is read, the flags MAFx, TOx and IOx are reset. Table 23
describes the Status Register.
Table 23. Status Register
Bit 15
MAL4
Bit 14
MAL3
Bit 13
MAL2
Bit 12
MAL1
Bit 11
MAF4
Bit 10
MAF3
Bit 9
Bit 8
Bit 7
TO4
Bit 6
IO4
Bit 5
TO3
Bit 4
IO3
Bit 3
TO2
Bit 2
IO2
Bit 1
TO1
Bit 0
IO1
MAF2
MAF1
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
BIT POSITION
BIT
DESCRIPTION
15
MAL4
MAL3
MAL2
MAL1
MAF4
MAF3
MAF2
MAF1
TO4
Manchester locked status for filter module 4.
0: The automatic Manchester encoder calibration is working properly
1: The automatic Manchester encoder calibration has not been able to perform a successful calibration
14
13
12
11
10
9
Manchester locked status for filter module 3.
0: The automatic Manchester encoder calibration is working properly
1: The automatic Manchester encoder calibration has not been able to perform a successful calibration
Manchester locked status for filter module 2.
0: The automatic Manchester encoder calibration is working properly
1: The automatic Manchester encoder calibration has not been able to perform a successful calibration
Manchester locked status for filter module 1.
0: The automatic Manchester encoder calibration is working properly
1: The automatic Manchester encoder calibration has not been able to perform a successful calibration
Manchester failure status for filter module 4.
0: The automatic Manchester encoder calibration has worked properly since last read access
1: The automatic Manchester encoder has detected problems since last read access
Manchester failure status for filter module 3.
0: The automatic Manchester encoder calibration has worked properly since last read access
1: The automatic Manchester encoder has detected problems since last read access
Manchester failure status for filter module 2.
0: The automatic Manchester encoder calibration has worked properly since last read access
1: The automatic Manchester encoder has detected problems since last read access
8
Manchester failure status for filter module 1.
0: The automatic Manchester encoder calibration has worked properly since last read access
1: The automatic Manchester encoder has detected problems since last read access
7
Time counter overflow for filter module 4.
0: No overflow has occurred
1: An overflow occurred in the time measurement unit in filter module 4
6
IO4
Integrator overflow for filter module 4.
0: No overflow has occurred
1: An overflow occurred in the integrator unit in filter module 4
5
TO3
Time counter overflow for filter module 3.
0: No overflow has occurred
1: An overflow occurred in the time measurement unit in filter module 3
4
IO3
Integrator overflow for filter module 3.
0: No overflow has occurred
1: An overflow occurred in the integrator unit in filter module 3
3
TO2
Time counter overflow for filter module 2.
0: No overflow has occurred
1: An overflow occurred in the time measurement unit in filter module 2
2
IO2
Integrator overflow for filter module 2.
0: No overflow has occurred
1: An overflow occurred in the integrator unit in filter module 2
1
TO1
Time counter overflow for filter module 1.
0: No overflow has occurred
1: An overflow occurred in the time measurement unit in filter module 1
0
IO1
Integrator overflow for filter module 1.
0: No overflow has occurred
1: An overflow occurred in the integrator unit in filter module 1
34
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
Data Registers (addresses 0x1D, 0x1F, 0x21 and 0x23)
The Data Registers store the latest data from either the sinc filter or the integrator output for each filter module.
The data is presented in two's complement 16-bit or 32-bit format. The bit DR in the Integrator Parameter
Register controls the bit width of the Data Register. It takes two bytes to read the 16-bit formatted data and four
bytes to read the 32-bit formatted data. The acknowledge flag for the appropriate filter module is cleared when
reading the Data Register. Table 24 describes the Data Register in 16-bit formatting.
Table 24. Data Register (16-Bit Format)
Bit 15
D15
Bit 14
D14
Bit 13
D13
Bit 12
D12
Bit 11
D11
Bit 10
D10
Bit 9
D9
Bit 8
D8
Bit 7
D7
Bit 6
D6
Bit 5
D5
Bit 4
D4
Bit 3
D3
Bit 2
D2
Bit 1
D1
Bit 0
D0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
BIT POSITION
BIT
D15–D0
DESCRIPTION
Data from the sinc filter or the integrator filter in 16-bit formatting.
15–0
Table 25 describes the Data Register in 32-bit formatting.
Table 25. Data Register (32-Bit Format)
Bit 31
D31
Bit 30
D30
Bit 29
D29
Bit 28
D28
Bit 27
D27
Bit 26
D26
Bit 25
D25
Bit 24
D24
Bit 23
D23
Bit 22
D22
Bit 21
D21
Bit 20
D20
Bit 19
D19
Bit 18
D18
Bit 17
D17
Bit 16
D16
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
Bit 15
D15
Bit 14
D14
Bit 13
D13
Bit 12
D12
Bit 11
D11
Bit 10
D10
Bit 9
D9
Bit 8
D8
Bit 7
D7
Bit 6
D6
Bit 5
D5
Bit 4
D4
Bit 3
D3
Bit 2
D2
Bit 1
D1
Bit 0
D0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
BIT POSITION
BIT
D31–D0
DESCRIPTION
Data from the sinc filter or the integrator filter in 32-bit formatting.
31–0
Time Registers (addresses 0x1E, 0x20, 0x22 and 0x24)
The Time Registers store the latest time information for each filter module. The data is presented in straight
binary 16-bit format. The bit TMx in the Control Parameter Register controls the mode of the time measure unit.
Table 26 describes the Time Registers.
Table 26. Time Registers
Bit 15
TD15
Bit 14
TD14
Bit 13
TD13
Bit 12
TD12
Bit 11
TD11
Bit 10
TD10
Bit 9
TD9
Bit 8
TD8
Bit 7
TD7
Bit 6
TD6
Bit 5
TD5
Bit 4
TD4
Bit 3
TD3
Bit 2
TD2
Bit 1
TD1
Bit 0
TD0
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
'0'
R
BIT POSITION
BIT
TD15–TD0
DESCRIPTION
15–0
Data from the time measure unit.
35
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION
The AMC1210 is designed for use in motor control systems utilizing delta-sigma modulators, particularly the
ADS120x family of modulators.
Resolver Applications
Resolvers are used in motor control to determine the angular position and speed of the motor. The resolver
consists of three coils, one connected to the rotor and the other two situated orthogonally on the stator. By
supplying a sine wave carrier signal to the rotor coil, a voltage is magnetically coupled onto the stator coils, of
which the amplitude of the signal is directly proportional to the position of the rotor. By digitizing the stator
signals, the exact position of the rotor can be mathematically calculated.
Figure 22 shows a block diagram of a standard resolver application.
AMC1210
Parallel Interface
(including configuration
registers)
Integrator
Sinc3
Demodulation
(including phase
adjustment)
OSR = 128
OSR = 8
Carrier cancellation
PWM
Digital, 12-bit
Digital, 14-bit
ADS1205
Analog
Sine
IN1P
CLK
IN1N
DATA
IN2P
DATA
Resolver
Cosine
IN2N
Figure 22. Typical Resolver Application with AMC1210
The AMC1210, along with the ADS120x family of modulators, provides a high-resolution resolver-to-digital
converter. The user can program a carrier signal that is synchronous with the data rate of the modulator. The
modulators digitize the resulting sine and cosine signals from the resolver. The AMC1210 then filters the
modulator data with the sinc filter. The resulting data can then be passed to the integrator, where demodulation
occurs.
The demodulated signal first gets multiplied by the polarity of the carrier signal. If the integrator is programmed
with the correct OSR, it sums a clock cycle of the rectified signal. The resulting signal is the baseband signal of
the sine or cosine wave. These values can then be processed by a microcontroller to obtain the actual digital
representation of the motor position.
Several factors need to be considered for a high-performance resolver design. The first item of importance is to
establish the timing of the motor control loop. This timing is the rate at which the microcontroller updates the
motor driving circuitry. A typical application synchronizes the frequency of the carrier signal to the motor control
loop frequency. With a known motor control frequency and a system clock frequency, the user can determine
how to set up the AMC1210 for optimal performance. Example 2 shows how the AMC1210 would be set up with
a carrier frequency of 8kHz and a system clock frequency of 32MHz.
36
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
Example 2: AMC1210 Configuration with 8kHz Carrier Frequency and 32MHz System Clock Frequency
Motor control loop frequency + fCARRIER + 8kHz
(3)
(4)
f
CLK + 32MHz
The carrier frequency is generated using the signal generator, which uses the CLK signal for timing. In order to
achieve optimal resolution on the carrier signal, it is recommended to use the largest number of bits possible, up
to 1024, for a single cycle of the carrier signal. In this example, the length of the signal generator (PC9–PC0 in
the Control Register) was chosen to be 1000. This length means the carrier frequency will be:
fCLK
32MHz
Ǔ
NCDiv @ 1000
fCARRIER
+
+
ǒ
Ǔ
ǒ
NCDiv @ NPAT
(5)
Now the Clk_divider value for the signal generator (SD3–SD0 in the Clock Divider Register) can be calculated:
fCLK
32MHz
8kHz @ 1000
CLK_Divider +
+
+ 4
ǒ
Ǔ
(
)
fCARRIER @ NPAT
(6)
Therefore, the user can generate a carrier frequency of 8kHz using a CLK speed of 32MHz, and programming
bits PC9–PC0 to 999 (1000 – 1) and bits SD3–SD0 to 3 (4 – 1).
The next matter of importance is to determine the optimal speed versus resolution tradeoff on the modulator.
Figure 23 shows the tradeoff in performance for speed on the ADS1205 modulator. A higher OSR can provide
increased ENOB (effective number of bits); however, it requires more data from the converter, resulting in an
increased filter delay.
16
ADS1205
14
3
Sinc
12
2
Sinc
10
8
6
1
Sincfast
Sinc
4
2
0
1
10
100
1000
OSR
Figure 23. Effective Number of Bits vs Oversampling Ratio (ADS1205)
For maximum resolution, it is best to run the modulator as fast as possible. The speed of the modulator
determines what oversampling ratio is needed on the sinc filter and the integrator. In order to synchronize to the
motor control loop, the modulator must be decimated down by an integer divisor of the modulator frequency.
This relationship is given in Equation 7.
f
MODULATOR + fCARRIER @ SOSR @ ISOR @ NINT
(7)
Where NINT is the number of carrier signal cycles that will be integrated over. This value is usually set to 1.
37
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
For this example, running the ADS1205 at 16MHz works well. Equation 8 gives the total OSR.
fMODULATOR
SOSR @ ISOR +
+ 2000
fCARRIER
(8)
At this point, the sinc filter oversampling ratio (SOSR) and the integrator oversampling ratio (IOSR) can be
defined. From Figure 15, we can see that the best value for ENOB for equivalent OSR values comes from the
Sinc3 filter. Therefore, it makes the most sense to choose the Sinc3 filter with a high OSR value. To satisfy
Equation 8, the product of the SOSR and ISOR must be 2000. Choosing a Sinc3 filter with an SOSR value of
125 and an ISOR value of 16 produces this result, and gives the following ENOB:
ENOB + ENOB_Sincfilter ) ENOB_Integrator + 14 ) 2 + 16
(9)
With these values, we can calculate the frequency of data coming out of the Sinc3 filter:
fMODULATOR
fSINC
+
+ 128kHz
3
SOSR
(10)
and the frequency of data coming out of the integrator:
fSINC
3
fINTEGRATOR
+
+ 8kHz
IOSR
(11)
The demodulation function allows the integrator to sum a full rectified cycle of the carrier signal. When choosing
IOSR = 16, the integrator will sum 16 samples of the digital filter. The demodulation causes a loss of ENOB of
approximately 0.5LSB. This demodulation error gives a total system ENOB = 15.5.
In order for this function to work correctly, the phase must be properly aligned between the carrier frequency and
the modulator. To perform phase calibration, the carrier frequency, resolver and modulator must be running at
the desired rate.
Calculating the angle from two separate channels requires both channels integrating over the same period of
time. To ensure that the integrators in separate channels are triggered at the same point in time, the bit MFE in
the Clock Divider Register can be used. When MFE is low, all sinc filters are disabled. Conversely, when MFE
goes high, all sinc filters that have bit FEN in the Sinc Filter Parameter register high are enabled. The integrator
period, when in oversampling mode, is triggered by enabling the sinc filter. Therefore, when MFE goes high, all
integrator periods are started simultaneously. This event only works if every other set-up procedure is done
before MFE is set high.
38
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
If the drive current needed for the PWM1 or PWM2 pin is in excess of 100mA, or if filtering is desired for a
cleaner signal, extra circuitry is required. Figure 24 shows a typical schematic using the AMC1210 and
ADS1205 in a resolver application.
5.0V
5.0V
10mF
0.1mF
RESOLVER
AVDD
PWM1
BVDD CVDD DVDD
5.0V
M0
PWM2
M1
5.0V
AMC1210
CS
ALE
WR
RD
0.1mF
OPA2347
20W
AVDD BVDD
CH A+
RST
INT
5.0V
5kW
5kW
ADS1205
OUT A
ACK
22pF
Microcontroller/
DSP
IN1
20W
CLKOUT
OUT B
CLK1
IN2
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
CH A-
CLK2
20 W
CH B+
5.0V
5kW
5kW
22pF
20W
CH B-
CLKIN
CLK
REFIN A
REFIN B CLKSEL
REFOUT
AGND
GND
10mF
32 MHz
Figure 24. Typical Schematic for Resolver Application
39
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
Current Measurement
The AMC1210 can also serve as a stand-alone digital filter for modulator signals coming from current-shunt
measurements. Performing the digital filtering in the AMC1210 frees resources in the microcontroller or DSP
from having to perform the constant processing required to ensure nonstop monitoring of the motor currents. For
example, a common application may require both real-time monitoring of motor over-current situations as well as
constant high-resolution data to monitor motor speed. A single filter module in the AMC1210 can perform both
high-resolution data filtering as well as provide a fast response, programmable over-current interrupt flag.
Current Shunt Measurement
Current shunt measurements require a small differential signal range (< 1V) and high voltage isolation. This
configuration can be incorporated with the AMC1210 with a delta-sigma modulator on the shunt side and a
digital isolation device providing common-mode voltage isolation; see Figure 25.
5.0V
Floating
Power Supply
0.1mF
HV+
BVDD CVDD DVDD
Gate
Drive
Circuit
R1
AMC1210
C1
D1
ADS1203
VDD
ISO721
R2
0.1mF
5.1V
VCC1
VCC2
M0
27W
VIN
VIN
M1
+
MCLK
IN
GND2
OUT
-
VCC1
MDAT
GND
INx
C2
RSENSE
GND1 GND2
0.1mF
Power
Supply
CLK
32 MHz
Gate
Drive
Circuit
AGND
GND
HV-
Figure 25. Application Diagram—Isolated Current Measurement
The AMC1210 offers two different ways of current measurement from a modulator. For stable currents, using the
modulator along with the Sinc3 filter offers up to 18.9 effective bits of resolution at an OSR = 256 at a modulator
rate of 10MHz.
For unstable currents, the integrator can be used in place of (or in combination with) the digital filter to give an
average filter value. When used with the time measurement unit, the integrator provides additional filtering
(averaging). This averaging is achieved by using the timer in Mode 2 and the integrator in Sample-and-Hold
Mode. On a rising edge of the selected Sample-and-Hold signal, both the integrator and the timer store their
current values, reset and begin again. These values, once read from their respective registers, are used to
calculate the average value by simply dividing the integrator value by the timer value. Figure 26 illustrates this
functionality.
40
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
Period n
Period n+1
Integrator
Accumulating Output from Digital Filter
Counting Digital filter samples
Timer
SH1
or
SH2
CLKx
Data
Register
Integrator Data from period n-1
Timer Data from period n-1
Integrator Data from period n
Timer Data from period n
Time
Register
Figure 26. Typical Integrator Sequence
Using the integrator with a digital filter provides improved noise performance for a marginal amount of delay. For
example, a Sinc2 filter with an SOSR of 16, combined with an integrator with an IOSR of 64, offers three bits of
ENOB improvement at the cost of 1.6µs delay.
The integrator and modulator can also be used together to calculate an average value of high bits (1) and low
bits (–1) coming from the modulator in a floating point factor between –1 and 1. Through bypassing the sinc filter
unit, the modulator output can be summed directly by the integrator. By setting up the timer and the integrator in
the same way as discussed in the previous example (TM = 1, IMOD = 1), an external signal (SHx) triggers the
integrator and timer to run simultaneously. Dividing the resulting integrator data by the time data generates a
value between –1 and 1. This calculation represents a ratio of high or low bits to the total number of samples,
where –1.0 is all low bits, 0.0 is an even number of high and low bits, and 1.0 is all high bits.
Over-Current Measurement
Configuring the AMC1210 for successful over-current measurement requires an understanding of the necessary
design conditions. The first parameter to keep in mind is the settling time. Once the user has established a
maximum settling time for an over-current event (the time between the over-current event and the first data
sample that exceeds the comparator threshold) that the system can tolerate, a corresponding digital filter can be
chosen.
Figure 27 shows settling times with the ADS1203 operating at 10MHz. As the allowable settling time is
increased, the amount of data that is filtered is increased, resulting in a higher ENOB. In this example, a
modulator rate of 10MHz is used. However, it should be noted that the user can also run the ADS1203 at
16MHz. This speed will decrease the settling time by a factor of 1.6; however, power consumption will be
increased.
41
Submit Documentation Feedback
AMC1210
www.ti.com
SBAS372A–APRIL 2006–REVISED OCTOBER 2006
APPLICATION INFORMATION (continued)
10
9
Sinc3
Sinc2
ADS1203
8
Sincfast
Sinc1
7
6
5
4
3
2
1
0
0
2
4
6
8
10
Settling Time (ms)
Figure 27. Effective Number of Bits vs Settling Time (ADS1203)
The user should choose a digital filter that gives the maximum ENOB for the desired settling time. If a 3.2µs
settling time is assumed, the user should select a Sinc2 filter. For any delay greater than 4µs, the user should
choose a Sinc3 filter.
The total delay can be represented by Equation 12:
OSR
fMODULATOR
Group_Delay + Order_of_Filter @
(12)
We can then calculate what OSR is necessary to achieve a delay time of 3.2µs by using Equation 13.
Group_Delay @ fMODULATOR
3.2ms @ 10MHz
OSR +
+
+ 16
2
Order_of_Filter
(13)
A Sinc2 comparator filter with an OSR of 16 satisfies the settling time requirements for this example system. A
high and low comparator value can be chosen by referring to Table 9. For the present example, the comparator
filter is capable of a span of 256 codes (from 0 to 256). If an over-current situation is defined at ±25% of the
modulator full-scale range, the High Level Threshold level (HLT15–0) and Low Level Threshold level (LLT15–0)
should be set to a maximum value of 64 from the full-scale values, or 64 to 192. It may also be necessary to
lower this value to avoid an accidental over-current situation. If a 5% guardband is presumed, the threshold
levels should be set to 60 and 196.
Hall Sensor Measurement
The AMC1210 can be used directly with the ADS120x family of modulators to interface with Hall sensors in
order to provide magnetic field strength measurements. The ADS1208 is a 16-bit, second order, delta-sigma
modulator with Hall element biasing circuitry. By connecting the MCLK and MDATA lines of the ADS1208 to the
INx and CLKx lines, the AMC1210 needs only a system clock to provide filtered data from the modulator.
42
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
4-Oct-2006
PACKAGING INFORMATION
Orderable Device
AMC1210IRHAR
AMC1210IRHARG4
AMC1210IRHAT
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
QFN
RHA
40
40
40
40
2500 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
QFN
QFN
QFN
RHA
RHA
RHA
2500 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
AMC1210IRHATG4
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明