PGA4311U/1KG4 [BB]
4-Channel Audio Volume Control; 4通道音频音量控制型号: | PGA4311U/1KG4 |
厂家: | BURR-BROWN CORPORATION |
描述: | 4-Channel Audio Volume Control |
文件: | 总15页 (文件大小:531K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ꢑ
ꢒ
ꢈ
ꢀ
ꢓ
ꢔ
ꢔ
SBOS230A – MARCH 2002 – REVISED JUNE 2002
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢋ
ꢌ
ꢍ
ꢌ
ꢇ
ꢉ
ꢎ
ꢆ
ꢂ
ꢌ
ꢅ
ꢏ
ꢐ
ꢌ
ꢇ
FEATURES
APPLICATIONS
D
DIGITALLY-CONTROLLED ANALOG VOLUME
CONTROL:
Four Independent Audio Channels
Serial Control Interface
Zero Crossing Detection
Mute Function
D
D
D
D
D
D
D
D
AUDIO AMPLIFIERS
MIXING CONSOLES
MULTI–TRACK RECORDERS
BROADCAST STUDIO EQUIPMENT
MUSICAL INSTRUMENTS
EFFECTS PROCESSORS
A/V RECEIVERS
D
D
WIDE GAIN AND ATTENUATION RANGE:
+31.5dB to –95.5dB with 0.5dB Steps
CAR AUDIO SYSTEMS
LOW NOISE AND DISTORTION:
120dB Dynamic Range
0.0004% THD+N at 1kHz (U–Grade)
0.0002% THD+N at 1kHz (A–Grade)
DESCRIPTION
The PGA4311 is a high–performance, 4-channel audio
volume control designed for professional and high-end
consumer audio systems. Using high performance
operational amplifier stages internal to the PGA4311
yields low noise and distortion, while providing the
capability to drive 600Ω loads directly without buffering.
The 3-wire serial control interface allows for connection
to a wide variety of host controllers, in addition to
support for daisy-chaining of multiple PGA4311
devices.
D
D
NOISE-FREE LEVEL TRANSITIONS
LOW INTERCHANNEL CROSSTALK:
–130dBFS
D
POWER SUPPLIES: ±5V Analog, +5V Digital
D
AVAILABLE IN AN SOP-28 PACKAGE
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢑ
ꢕ
ꢖ
ꢗ
ꢘ
ꢂ
ꢙ
ꢚ
ꢖ
ꢛ
ꢗ
ꢈ
ꢙ
ꢈ
ꢋ
ꢅ
ꢜ
ꢌ
ꢐ
ꢎ
ꢄ
ꢏ
ꢋ
ꢌ
ꢅ
ꢋ
ꢝ
ꢞ
ꢉ
ꢐ
ꢐ
ꢆ
ꢅ
ꢏ
ꢄ
ꢝ
ꢌ
ꢜ
ꢟ
ꢉ
ꢠ
ꢇ
ꢞ ꢌꢅ ꢜꢌꢐ ꢎ ꢏꢌ ꢝ ꢟꢆ ꢞ ꢋ ꢜꢋ ꢞ ꢄ ꢏꢋ ꢌꢅꢝ ꢟꢆ ꢐ ꢏꢃꢆ ꢏꢆ ꢐ ꢎꢝ ꢌꢜ ꢙꢆꢢ ꢄ ꢝ ꢚꢅꢝ ꢏꢐ ꢉꢎ ꢆꢅꢏ ꢝ ꢝꢏ ꢄꢅꢊ ꢄꢐ ꢊ ꢣ ꢄꢐ ꢐ ꢄ ꢅꢏꢤꢡ
ꢋ
ꢞ
ꢄ
ꢏ
ꢋ
ꢌ
ꢅ
ꢊ
ꢄ
ꢏ
ꢆ
ꢡ
ꢑ
ꢐ
ꢌ
ꢊ
ꢉ
ꢞ
ꢏ
ꢝ
Copyright 2002, Texas Instruments Incorporated
ꢑ
ꢐ
ꢌ
ꢊ
ꢉ
ꢞ
ꢏ
ꢋ
ꢌ
ꢅ
ꢟ
ꢐ
ꢌ
ꢞ
ꢆ
ꢝ
ꢝ
ꢋ
ꢅ
ꢥ
ꢊ
ꢌ
ꢆ
ꢝ
ꢅ
ꢌ
ꢏ
ꢅ
ꢆ
ꢞ
ꢆ
ꢝ
ꢝ
ꢄꢐ
ꢋ
ꢇ
ꢤ
ꢋ
ꢅ
ꢞ
ꢇ
ꢉ
ꢊ
ꢆ
ꢏ
ꢆ
ꢝ
ꢏ
ꢋ
ꢅ
ꢥ
ꢌ
ꢜ
ꢄ
ꢇ
ꢇ
ꢟ
ꢄ
ꢐ
ꢄ
ꢎ
ꢆꢏ
ꢆ
ꢐ
ꢝ
ꢡ
www.ti.com
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
(1)
ABSOLUTE MAXIMUM RATINGS
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Texas
Instruments recommends that all integrated circuits be
handled with appropriate precautions. Failure to ob-
serve proper handling and installation procedures can
cause damage.
Supply Voltage, V + . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5.5V
V – . . . . . . . A. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –5.5V
A
V
+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5.5V
D
V + to V + . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . < ± 0.3V
A
D
Analog Input Voltage . . . . . . . . . . . . . . . . . . . . . . 0V to V +, V –
A
A
Digital Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . –0.3V to V
+
D
Operating Temperature Range . . . . . . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . +300°C
Package Temperature (IR reflow, 10s) . . . . . . . . . . . . . . . . . +235°C
ESD damage can range from subtle performance
degradation to complete device failure. Precision
integrated circuits may be more susceptible to damage
because very small parametric changes could cause
the device not to meet its published specifications.
(1)
Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods
may degrade device reliability.
PACKAGE/ORDERING INFORMATION
OPERATING
TEMPERATURE
RANGE
PACKAGE
DESIGNATOR
PACKAGE
MARKING
ORDERING
NUMBER
TRANSPORT
MEDIA, QUANTITY
PRODUCT
PACKAGE–LEAD
(1)
PGA4311U
PGA4311U
PGA4311UA
PGA4311UA
PGA4311U
PGA4311U/1K
PGA4311UA
Rails
PGA4311 (U–Grade)
PGA4311 (A–Grade)
SOP–28
SOP–28
DW
DW
–40°C to +85°C
–40°C to +85°C
Tape and Reel, 1000
Rails
PGA4311UA/1K
Tape and Reel, 1000
(1)
For the most current specifications and package information, refer to our web site at www. ti.com.
ELECTRICAL CHARACTERISTICS
At T = +25°C, V + = +5V, V – = –5V, V + = +5V, R = 100kΩ, C = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
A
A
A
D
L
L
PGA4311U (U–Grade)
PGA4311UA (A–Grade)
PARAMETER
CONDITIONS
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
DC CHARACTERISTICS
Step Size
0.5
±0.05
±0.05
10
0.5
±0.05
±0.05
10
dB
dB
dB
kΩ
pF
Gain Error
Gain Setting = 31.5dB
Gain Matching
Input Resistance
Input Capacitance
AC CHARACTERISTICS
THD+N
3
3
V
= 2Vrms, f = 1kHz
0.0004
120
0.001
0.0002
120
0.0004
%
IN
Dynamic Range
V
= AGND, Gain = 0dB
116
116
dB
IN
(V –) +
1.25
(V +) –
1.25
(V –) +
1.25
(V +) –
1.25
A
A
A
A
Voltage Range, Output
V
Voltage Range, Input (without clipping)
Output Noise
2.5
2.5
2.5
2.5
Vrms
µVrms
dBFS
V
V
= AGND, Gain = 0dB
f = 1kHz
4
4
IN
Interchannel Crosstalk
OUTPUT BUFFER
–130
–130
Offset Voltage
= AGND, Gain = 0dB
0.25
100
50
0.5
0.25
100
50
0.5
mV
pF
IN
Load Capacitance Stability
Short–Circuit Current
mA
MHz
Unity–Gain Bandwidth, Small Signal
10
10
2
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
ELECTRICAL CHARACTERISTICS (Cont.)
At T = +25°C, V + = +5V, V – = –5V, V + = +5V, R = 100kΩ, C = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
A
A
A
D
L
L
PGA4311U (U–Grade)
PGA4311UA (A–Grade)
PARAMETER
CONDITIONS
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
DIGITAL CHARACTERISTICS
High–Level Input Voltage, V
+2.0
V
+
+2.0
V +
D
0.8
V
V
IH
D
Low–Level Input Voltage, V
IL
–0.3
0.8
–0.3
(V +) –
1.0
(V +) –
1.0
A
D
High–Level Output Voltage, V
I
= 200µA
V
OH
OL
O
Low–Level Output Voltage, V
I
= –3.2mA
0.4
10
0.4
10
V
O
Input Leakage Current
1
1
µA
SWITCHING CHARACTERISTICS
Serial Clock (SCLK) Frequency
Serial Clock (SCLK) Pulse Width LOW
Serial Clock (SCLK) Pulse Width HIGH
MUTE Pulse Width LOW
Input Timing
f
0
6.25
0
6.25
MHz
ns
SCLK
t
80
80
2.0
80
80
2.0
PH
t
ns
PL
t
ms
MI
SDI Setup Time
t
20
20
90
35
20
20
90
35
ns
ns
ns
ns
SDS
SDI Hold Time
t
SDH
CS Falling to SCLK Rising
SCLK Falling to CS Rising
Output Timing
t
CSCR
t
CFCS
CS LOW to SDO Active
SCLK Falling to SDO Data Valid
CS HIGH to SDO High Impedance
POWER SUPPLY
t
35
60
35
60
ns
ns
ns
CSO
t
CFDO
t
100
100
CSZ
Operating Voltage
V +
+4.75
–4.75
+4.75
+5
–5
+5
+5.25
–5.25
+5.25
+4.75
–4.75
+4.75
+5
–5
+5
+5.25
–5.25
+5.25
V
V
V
A
V –
A
V
+
D
Quiescent Current
I +
V + = +5V
17
19
22
24
17
19
22
24
mA
mA
mA
dB
A
A
I –
V – = –5V
A
A
I
+
V
+ = +5V
0.5
100
1.0
0.5
100
1.0
D
D
Power–Supply Rejection Ratio PSRR (250Hz)
TEMPERATURE RANGE
Operating Range
–40
–65
+85
–40
–65
+85
°C
°C
Storage Range
+150
+150
3
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
PIN CONFIGURATION
PIN ASSIGNMENTS
PIN
NAME
MUTE
FUNCTION
Top View
SO
1
Mute Control Input (Active LOW)
Analog Ground, Channel 1
Analog Input, Channel 1
Analog Ground, Channel 1
Analog Output, Channel 1
Analog Power Supply, –5V
Analog Power Supply, +5V
Analog Output, Channel 3
Analog Ground, Channel 3
Analog Input, Channel 3
Analog Ground, Channel 3
Digital Power Supply, +5V
Serial Data Input
2
AGND_1
3
A
_1
IN
4
AGND_1
5
A _1
OUT
6
V –
A
7
V +
A
8
A _3
OUT
9
AGND_3
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
A _3
IN
AGND_3
V
+
D
SDI
CS
Chip Select Input
SCLK
SDO
Serial Clock Input
Serial Data Output
DGND
AGND_4
Digital Ground
Analog Ground, Channel 4
Analog Input, Channel 4
Analog Ground, Channel 4
Analog Output, Channel 4
Analog Power Supply, +5V
Analog Power Supply, –5V
Analog Output, Channel 2
Analog Ground, Channel 2
Analog Input, Channel 2
Analog Ground, Channel 2
A
_4
IN
AGND_4
A _4
OUT
V +
A
V –
A
A _2
OUT
AGND_2
_2
A
IN
AGND_2
ZCEN
Zero Crossing Enable (Active HIGH)
4
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
TYPICAL CHARACTERISTICS
At T = +25°C, V + = +5V, V – = –5V, V + = +5V, R = 100kΩ, C = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
A
A
A
D
L
L
(NOTE: All plots taken with PGA4311 A–Grade.)
5
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
TYPICAL CHARACTERISTICS (Cont.)
At T = +25°C, V + = +5V, V – = –5V, V + = +5V, R = 100kΩ, C = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted.
A
A
A
D
L
L
(NOTE: All plots taken with PGA4311 A–Grade.)
POWER–UP STATE
GENERAL DESCRIPTION
On power up, “power-up reset” is activated for about
100ms during which the circuit is in hardware MUTE state
and all internal flip-flops are reset. At the end of this period,
the offset calibration is initiated without any external signals.
Once this has been completed, the gain byte value for all
The PGA4311 is a four-channel audio volume control.
It may be used in a wide array of professional and
consumer audio equipment. The PGA4311 is fabricated
in a sub-micron CMOS process.
The heart of the PGA4311 is a resistor network, an analog
switch array, and a high-performance op amp stage. The
switches are used to select taps in the resistor network
that, in turn, determine the gain of the amplifier stage.
Switch selections are programmed using a serial control
port. The serial port allows connection to a wide variety of
host controllers. See Figure 1 for a functional block
diagram of the PGA4311.
channels are set to 00
, or the software MUTE condi-
HEX
tion. The gain will remain at this setting until the host con-
troller programs new settings for for each channel via the
serial control port.
6
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
Figure 1. PGA4311 Block Diagram.
If during normal operation the power supply voltage
drops below ±3.2V, the circuit enters a hardware MUTE
state. A power-up sequence will be initiated if the
power-supply voltage returns to greater than ±3.2V.
The input and output pins may swing within 1.25V of the
analog power supplies, V + and V –. Given V + = +5V
A
A
A
and V – = –5V, the maximum input or output voltage
A
range is 7.5Vp-p.
For optimal performance, it is best to drive the PGA4311
with a low source impedance. A source impedance of
600Ω or less is recommended. Source impedances up
to 2kΩ will cause minimal degradation of THD+N. Please
refer to the “THD+N vs Source Impedance” plot in the
Typical Characteristics section of the datasheet.
ANALOG INPUTS AND OUTPUTS
The PGA4311 includes four independent channels.
Each channel has a corresponding input and output pin.
The input and output pins are unbalanced, and refer-
enced to analog ground.
7
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
Data is formatted as MSB first, straight binary code.
SCLK is the serial clock input. Data is clocked into SDI
on the rising edge of SCLK.
SERIAL CONTROL PORT
The serial control port is utilized to program the gain set-
tings for the PGA4311. The serial control port includes
three input pins and one output pin. The inputs include
CS (pin 14), SDI (pin 13), and SCLK (pin 15). The sole
output pin is SDO (pin 16).
SDO is the serial data output pin, and is used when
daisy-chaining multiple PGA4311 devices. Daisy-chain
operation is described in detail later in this section. SDO
is a tri-state output, and assumes a high impedance state
when CS is HIGH. Data appears at SDO on the falling
edge of SCLK.
The CS pin functions as the chip select input. Data may
be written to the PGA4311 only when CS is LOW. SDI
is the serial data input pin. Control data is provided as
a 32-bit word at the SDI pin, 8 bits each for each chan-
nel gain setting.
The protocol for the serial control port is shown in
Figure 2. See Figure 3 for detailed timing specifi-
cations for the serial control port.
Gain Byte Format is MSB First, Straight Binary
0 is the Least Significant Bit of the Channel Gain Byte
7 is the Most Significant Bit of the Channel Gain Byte
SDI is latched on the rising edge of SCLK.
SDO transitions on the falling edge of SCLK.
Figure 2. Serial Interface Protocol.
8
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
Figure 3. Serial Interface Timing Requirements.
For N = 1 to 255:
GAIN SETTINGS
The gain for each channel is set by its corresponding
8-bit code, [7:0] (see Figure 2). The gain code data is
straight binary format. If we let N equal the decimal
equivalent of [7:0], then the following relationships ex-
ist for the gain settings:
Gain (dB) = 31.5 – [0.5 w (255 – N)]
This results in a gain range of +31.5dB (with N = 255)
to –95.5dB (with N = 1).
Changes in gain setting may be made with or without
zero crossing detection. The operation of the zero
crossing detector and timeout circuitry is discussed lat-
er in this data sheet.
For N = 0:
Mute Condition. The input multiplexer is connected to
analog ground.
9
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
DAISY-CHAINING MULTIPLE PGA4311 DEVICES
ZERO CROSSING DETECTION
In order to reduce the number of control signals re-
quired to support multiple PGA4311 devices on a
printed circuit board, the serial control port supports
daisy-chaining of multiple PGA4311 devices. Figure 4
shows the connection requirements for daisy-chain
operation. This arrangement allows a 3-wire serial in-
terface to control many PGA4311 devices.
The PGA4311 includes a zero crossing detection func-
tion that can provide for noise-free level transitions.
The concept is to change gain settings on a zero cross-
ing of the input signal, thus minimizing audible glitches.
This function is enabled or disabled using the ZCEN in-
put. When ZCEN is LOW, zero crossing detection is
disabled. When ZCEN is HIGH, zero crossing detec-
tion will be enabled.
As shown in Figure 4, the SDO pin from device #1 is con-
nected to the SDI input of device #2, and is repeated for
additional devices. This in turn forms a large shift regis-
ter, in which gain data may be written for all PGA4311s
connected to the serial bus. The length of the shift regis-
ter is 32 • N bits, where N is equal to the number of
PGA4311 devices included in the chain. The CS input
must remain LOW for 32 • N SCLK periods, where N is
the number of devices connected in the chain, in order
to allow enough SCLK cycles to load all devices.
The zero crossing detection takes effect with a change
in gain setting for a corresponding channel. The new
gain setting will not be implemented until either positive
slope zero crossing is detected or a time-out period of
16ms has elapsed. In the case of a time-out, the new
gain setting takes effect with no attempt to minimize
audible artifacts.
Figure 4. Daisy-Chaining Multiple PGA4311 Devices.
10
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
MUTE FUNCTION
APPLICATIONS INFORMATION
This section includes additional information that is per-
tinent to designing the PGA4311 into an end applica-
tion.
Muting can be achieved by either hardware or software
control. Hardware muting is accomplished via the
MUTE input, and software muting by loading all zeroes
into the volume control register.
RECOMMENDED CONNECTION DIAGRAM
Figure 5 depicts the recommended connections for the
PGA4311. Power-supply bypass capacitors should be
placed as close to the PGA4311 package as physically
possible.
MUTE disconnects the internal buffer amplifiers from
the output pins and terminates the outputs with 10kΩ
resistors to ground. The mute is activated with a zero
crossing detection (independent of the zero cross en-
able status) or an 16ms time-out to eliminate any audi-
ble “clicks” or “pops”. MUTE also initiates an internal
offset calibration.
A software mute is implemented by loading all zeroes
into the volume control register. The internal amplifier
is set to unity gain with the amplifier input connected to
AGND.
PRINTED CIRCUIT BOARD (PCB) LAYOUT GUIDE-
LINES
It is recommended that the ground planes for the digital
and analog sections of the PCB be separate from one
another. The planes should be connected at a single
point. See Figure 6 for the recommended PCB floor
plan for the PGA4311.
Figure 5. Recommended Connection Diagram.
11
ꢑ ꢒꢈꢀ ꢓ ꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
Figure 6. Typical PCB Layout Floor Plan.
12
ꢑ ꢒ ꢈꢀ ꢓꢔꢔ
www.ti.com
SBOS230A – MARCH 2002 – REVISED JUNE 2002
PACKAGE DRAWING
13
PACKAGE OPTION ADDENDUM
www.ti.com
8-Jan-2007
PACKAGING INFORMATION
Orderable Device
PGA4311U
Status (1)
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
SOIC
DW
28
28
28
28 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311U/1K
PGA4311U/1KG4
SOIC
SOIC
DW
DW
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311U2
PGA4311UA
PREVIEW
ACTIVE
SOIC
SOIC
DW
DW
28
28
1
TBD
Call TI
Call TI
28 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311UA/1K
ACTIVE
ACTIVE
SOIC
SOIC
DW
DW
28
28
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311UA/1KG4
1000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311UA1
PREVIEW
ACTIVE
SOIC
SOIC
DW
DW
28
28
1
TBD
Call TI
Call TI
PGA4311UAG4
28 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
PGA4311UG4
ACTIVE
SOIC
DW
28
28 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to
discontinue any product or service without notice. Customers should obtain the latest relevant information
before placing orders and should verify that such information is current and complete. All products are sold
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent
TI deems necessary to support this warranty. Except where mandated by government requirements, testing
of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible
for their products and applications using TI components. To minimize the risks associated with customer
products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent
right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine,
or process in which TI products or services are used. Information published by TI regarding third-party
products or services does not constitute a license from TI to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or
other intellectual property of the third party, or a license from TI under the patents or other intellectual
property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices.
Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not
responsible or liable for such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for
that product or service voids all express and any implied warranties for the associated TI product or service
and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Amplifiers
Data Converters
DSP
Interface
Applications
Audio
Automotive
Broadband
Digital Control
Military
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
interface.ti.com
logic.ti.com
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Logic
Power Mgmt
Microcontrollers
Low Power Wireless
power.ti.com
microcontroller.ti.com
www.ti.com/lpw
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated
相关型号:
PGA431H622C1-2406F
IC Socket, PGA431, 431 Contact(s), 2.54mm Term Pitch , 0.1inch Row Spacing
AMPHENOL
©2020 ICPDF网 联系我们和版权申明