CAT93C86ZD4E-T3 [CATALYST]
EEPROM,;
| 型号： | CAT93C86ZD4E-T3 |
| 厂家： | 
CATALYST SEMICONDUCTOR |
| 描述： | EEPROM, 可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 时钟 光电二极管 内存集成电路 |
| 文件： | 总13页 (文件大小：436K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
E
CAT93C86 (Die Rev. C)
16K-Bit Microwire Serial EEPROM
TM
FEATURES
ꢀ High speed operation: 3MHz
ꢀ Sequential read
ꢀ Low power CMOS technology
ꢀ Program enable (PE) pin
ꢀ 1,000,000 Program/erase cycles
ꢀ 100 year data retention
ꢀ 1.8 to 5.5 volt operation
ꢀ Selectable x8 or x16 memory organization
ꢀ Self-timed write cycle with auto-clear
ꢀ Hardware and software write protection
ꢀ Power-up inadvertant write protection
ꢀ Commercial, industrial and automotive
temperature ranges
ꢀ RoHS-compliant packages
DESCRIPTION
Catalyst’s advanced CMOS EEPROM floating gate
technology. Thedeviceisdesignedtoendure1,000,000
program/erase cycles and has a data retention of 100
years. The device is available in 8-pin DIP, 8-pin SOIC
and 8-pad TDFN packages.
The CAT93C86 is a 16K-bit Serial EEPROM memory
device which is configured as either registers of 16 bits
(ORG pin at VCC) or 8 bits (ORG pin at GND). Each
register can be written (or read) serially by using the
DI (or DO) pin. The CAT93C86 is manufactured using
PIN CONFIGURATION
FUNCTIONAL SYMBOL
VCC
SOIC Package (W)
DIP Package (L)
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
CS
SK
DI
V
ORG
GND
DO
PE
CC
ORG
CS
DI
PE
V
CC
CS
DO
ORG
GND
DO
SK
DI
SK
PE
SOIC Package (V)
SOIC Package (X)
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
GND
CS
SK
DI
V
CS
SK
DI
V
CC
PE
ORG
GND
CC
PE
ORG
GND
PIN FUNCTIONS
DO
DO
Pin Name
Function
Chip Select
Clock Input
CS
SK
TDFN Package (ZD4)
DI
Serial Data Input
Serial Data Output
Power Supply
1
2
3
4
8
7
6
5
CS
SK
DI
V
PE
ORG
GND
CC
DO
VCC
GND
ORG
PE
DO
Ground
Memory Organization
Program Enable
Top View
Note: When the ORG pin is connected to VCC, the x16 organiza-
tion is selected. When it is connected to ground, the x8 pin is
selected. If the ORG pin is left unconnected, then an internal pullup
device will select the x16 organization.
For Ordering Information details, see page 12.
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice.
Doc. No. 1091, Rev. O
CAT93C86
ABSOLUTE MAXIMUM RATINGS*
*COMMENT
Temperature Under Bias .................. -55°C to +125°C
Storage Temperature........................ -65°C to +150°C
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of
the device at these or any other conditions outside of those
listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for
extended periods may affect device performance and
reliability.
Voltage on any Pin with
Respect to Ground(1) ............. -2.0V to +VCC +2.0V
V
CC with Respect to Ground ................ -2.0V to +7.0V
Package Power Dissipation
Capability (TA = 25°C) ................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Output Short Circuit Current(2) ........................ 100 mA
RELIABILITY CHARACTERISTICS
Symbol
Parameter
Endurance
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
Min
1,000,000
100
Typ
Max
Units
Cycles/Byte
Years
(3)
NEND
(3)
TDR
Data Retention
ESD Susceptibility
Latch-Up
(3)
VZAP
2000
Volts
(3)(4)
ILTH
100
mA
D.C. OPERATING CHARACTERISTICS
= +1.8V to +5.5V, unless otherwise specified.
V
CC
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
ICC1
Power Supply Current
(Write)
fSK = 1MHz
VCC = 5.0V
3
mA
ICC2
ISB1
ISB2
Power Supply Current
(Read)
fSK = 1MHz
VCC = 5.0V
500
10
µA
µA
µA
Power Supply Current
(Standby) (x8 Mode)
CS = 0V
ORG=GND
Power Supply Current
(Standby) (x16Mode)
CS=0V
ORG=Float or VCC
0
10
ILI
Input Leakage Current
VIN = 0V to VCC
1
1
µA
µA
ILO
Output Leakage Current
(Including ORG pin)
VOUT = 0V to VCC
,
CS = 0V
VIL1
VIH1
VIL2
VIH2
VOL1
Input Low Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Output Low Voltage
4.5V ≤ VCC < 5.5V
4.5V ≤ VCC < 5.5V
1.8V ≤ VCC < 4.5V
1.8V ≤ VCC < 4.5V
-0.1
0.8
VCC + 1
VCC x 0.2
VCC+1
0.4
V
V
V
V
V
2
0
VCC x 0.7
4.5V ≤ VCC < 5.5V
IOL = 2.1mA
VOH1
VOL2
Output High Voltage
Output Low Voltage
4.5V ≤ VCC < 5.5V
IOH = -400µA
2.4
V
V
1.8V ≤ VCC < 4.5V
0.2
IOL = 1mA
VOH2
Output High Voltage
1.8V ≤ VCC < 4.5V
IOH = -100µA
VCC - 0.2
V
Note:
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC
voltage on output pins is V +0.5V, which may overshoot to V +2.0V for periods of less than 20 ns.
CC
CC
(2) Output shorted for no more than one second. No more than one output shorted at a time.
(3) This parameter is tested initially and after a design or process change that affects the parameter.
(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V +1V.
CC
Doc. No. 1091, Rev. O
2
CAT93C86
PIN CAPACITANCE
Symbol
Test
Conditions
VOUT=0V
VIN=0V
Min
Typ
Max
Units
pF
(1)
COUT
Output Capacitance (DO)
5
5
(1)
CIN
Input Capacitance (CS, SK, DI, ORG)
pF
INSTRUCTION SET
Start
Address
Data
Instruction
Bit
Opcode
10
x8
x16
x8
x16
Comments
READ
1
A10-A0
A10-A0
A10-A0
A9-A0
A9-A0
A9-A0
Read Address AN– A0
Clear Address AN– A0
ERASE
WRITE
EWEN
EWDS
ERAL
1
11
1
01
D7-D0 D15-D0 Write Address AN– A0
Write Enable
1
00
11XXXXXXXXX 11XXXXXXXX
00XXXXXXXXX 00XXXXXXXX
10XXXXXXXXX 10XXXXXXXX
01XXXXXXXXX 01XXXXXXXX
1
00
Write Disable
1
00
Clear All Addresses
WRAL
1
00
D7-D0 D15-D0 Write All Addresses
A.C. CHARACTERISTICS
Limits
VCC
=
VCC
=
VCC
=
1.8V-5.5V
2.5V-5.5V
4.5V-5.5V
Test
Symbol Parameter
Conditions
Min Max Min
Max Min
Max
Units
ns
tCSS
tCSH
tDIS
CS Setup Time
200
0
100
0
50
0
CS Hold Time
ns
DI Setup Time
200
200
100
100
50
50
ns
tDIH
tPD1
tPD0
DI Hold Time
ns
Output Delay to 1
1
1
0.5
0.5
200
5
0.15
0.15
100
5
µs
CL = 100pF
(3)
Output Delay to 0
µs
(1)
tHZ
Output Delay to High-Z
Program/Erase Pulse Width
Minimum CS Low Time
Minimum SK High Time
Minimum SK Low Time
Output Delay to Status Valid
Maximum Clock Frequency
400
5
ns
tEW
ms
µs
tCSMIN
tSKHI
tSKLOW
tSV
1
1
1
0.5
0.5
0.5
0.15
0.15
0.15
µs
µs
1
0.5
0.1
µs
SKMAX
DC
500
DC
1000 DC
3000
kHz
Doc. No. 1091, Rev. O
3
CAT93C86
(1)(2)
POWER-UP TIMING
Symbol
tPUR
Parameter
Max
1
Units
ms
Power-up to Read Operation
Power-up to Write Operation
tPUW
1
ms
A.C. TEST CONDITIONS
Input Rise and Fall Times
Input Pulse Voltages
Timing Reference Voltages
Input Pulse Voltages
Timing Reference Voltages
NOTE:
≤ 50ns
0.4V to 2.4V
0.8V, 2.0V
0.2VCC to 0.7VCC
0.5VCC
4.5V ≤ VCC ≤ 5.5V
4.5V ≤ VCC ≤ 5.5V
1.8V ≤ VCC ≤ 4.5V
1.8V ≤ VCC ≤ 4.5V
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) and t are the delays required from the time V is stable until the specified operation can be initiated.
t
PUR
PUW
CC
(3) The input levels and timing reference points are shown in “AC Test Conditions” table.
DEVICE OPERATION
The CAT93C86 is a 16,384-bit nonvolatile memory
intended for use with industry standard microproces-
sors. The CAT93C86 can be organized as either regis-
ters of 16 bits or 8 bits. When organized as X16, seven
13-bit instructions control the reading, writing and erase
operations of the device. When organized as X8, seven
14-bit instructions control the reading, writing and erase
operations of the device. The CAT93C86 operates on
a single power supply and will generate on chip, the high
voltage required during any write operation.
Enabled mode. For Write Enable and Write Disable
instruction PE=don’t care.
Read
Upon receiving a READ command and an address
(clockedintotheDIpin),theDOpinoftheCAT93C86will
come out of the high impedance state and, after sending
an initial dummy zero bit, will begin shifting out the data
addressed(MSBfirst). Theoutputdatabitswilltoggleon
the rising edge of the SK clock and are stable after the
specified time delay (tPD0 or tPD1).
Instructions, addresses, and write data are clocked into
the DI pin on the rising edge of the clock (SK). The DO
pin is normally in a high impedance state except when
reading data from the device, or when checking the
ready/busy status after a write operation.
After the initial data word has been shifted out and CS
remains asserted with the SK clock continuing to toggle,
thedevicewillautomaticallyincrementtothenextaddress
and shift out the next data word in a sequential READ
mode. As long as CS is continuously asserted and SK
continues to toggle, the device will keep incrementing to
the next address automatically until it reaches to the end
of the address space, then loops back to address 0. In
the sequential READ mode, only the initial data word is
preceeded by a dummy zero bit. All subsequent data
words will follow without a dummy zero bit.
The ready/busy status can be determined after the start
ofawriteoperationbyselectingthedevice(CShigh)and
polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. If necessary,
the DO pin may be placed back into a high impedance
state during chip select by shifting a dummy “1” into the
DIpin. TheDOpinwillenterthehighimpedancestateon
the falling edge of the clock (SK). Placing the DO pin into
the high impedance state is recommended in applica-
tions where the DI pin and the DO pin are to be tied
together to form a common DI/O pin.
Write
After receiving a WRITE command, address and the
data, the CS (Chip Select) pin must be deselected for a
minimum of tCSMIN. The falling edge of CS will start the
self clocking clear and data store cycle of the memory
location specified in the instruction. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C86 can be determined by selecting the device
and polling the DO pin. Since this device features Auto-
Clear before write, it is NOT necessary to erase a
memory location before it is written into.
The format for all instructions sent to the device is a
logical "1" start bit, a 2-bit (or 4-bit) opcode, 10-bit
address (an additional bit when organized X8) and for
write operations a 16-bit data field (8-bit for X8
organizations).
Note: TheWrite,Erase,WriteallandEraseallinstructions
require PE=1. If PE is left floating, 93C86 is in Program
Doc. No. 1091, Rev. O
4
CAT93C86
Figure 1. Sychronous Data Timing
t
t
t
SKLOW
SKHI
CSH
SK
t
t
t
DIS
DIH
VALID
VALID
DI
t
CSS
CS
t
t
t
DIS
PD0, PD1
CSMIN
DO
DATA VALID
Figure 2. Read Instruction Timing
SK
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
CS
DI
Don't Care
A
A
A
0
N
N–1
1
1
0
HIGH-Z
DO
Dummy 0
D
D
Address + 1 Address + 2 Address + n
15 . . .
0
or
D
D
D
D
D
15 . . .
0
15 . . .
0
15 . . .
D
D
0
or
or
D
or
7 . . .
D
D
D
D
7 . . .
7 . . .
0
7 . . .
0
Figure 3. Write Instruction Timing
SK
t
CSMIN
STATUS
STANDBY
CS
VERIFY
A
A
A
0
D
D
0
N
N-1
N
DI
1
0
1
t
t
SV
HZ
BUSY
HIGH-Z
DO
READY
HIGH-Z
t
EW
Doc. No. 1091, Rev. O
5
CAT93C86
Erase All
Erase
UponreceivinganERALcommand,theCS(ChipSelect)
pin must be deselected for a minimum of tCSMIN. The
falling edge of CS will start the self clocking clear cycle
of all memory locations in the device. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C86 can be determined by selecting the device
and polling the DO pin. Once cleared, the contents of all
memory bits return to a logical “1” state.
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deasserted for a minimum
oftCSMIN.ThefallingedgeofCSwillstarttheselfclocking
clearcycleoftheselectedmemorylocation.Theclocking
of the SK pin is not necessary after the device has
enteredtheselfclockingmode.Theready/busystatusof
the CAT93C86 can be determined by selecting the
deviceandpollingtheDOpin. Oncecleared, thecontent
of a cleared location returns to a logical “1” state.
Write All
Erase/Write Enable and Disable
Upon receiving a WRAL command and data, the CS
(Chip Select) pin must be deselected for a minimum of
tCSMIN. The falling edge of CS will start the self clocking
data write to all memory locations in the device. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode. The ready/busy
status of the CAT93C86 can be determined by selecting
the device and polling the DO pin. It is not necessary for
all memory locations to be cleared before the WRAL
command is executed.
TheCAT93C86powersupinthewritedisablestate. Any
writing after power-up or after an EWDS (write disable)
instruction must first be preceded by the EWEN (write
enable)instruction.Oncethewriteinstructionisenabled,
itwillremainenableduntilpowertothedeviceisremoved,
or the EWDS instruction is sent. The EWDS instruction
can be used to disable all CAT93C86 write and clear
instructions, and will prevent any accidental writing or
clearing of the device. Data can be read normally from
the device regardless of the write enable/disable status.
Figure 4. Erase Instruction Timing
SK
STANDBY
STATUS VERIFY
CS
t
CS
A
A
0
A
N
N-1
DI
1
1
1
t
t
SV
HZ
HIGH-Z
DO
BUSY
EW
READY
HIGH-Z
t
Doc. No. 1091, Rev. O
6
CAT93C86
Figure 5. EWEN/EWDS Instruction Timing
SK
CS
STANDBY
DI
1
0
0
*
* ENABLE=11
DISABLE=00
Figure 6. ERAL Instruction Timing
SK
CS
STATUS VERIFY
STANDBY
t
CS
DI
1
0
0
1
0
t
t
SV
HZ
HIGH-Z
DO
BUSY
READY
HIGH-Z
t
EW
Figure 7. WRAL Instruction Timing
SK
CS
STATUS VERIFY
STANDBY
t
CSMIN
D
D
DI
1
0
0
0
1
N
0
t
t
SV
HZ
DO
BUSY
READY
HIGH-Z
t
EW
Doc. No. 1091, Rev. O
7
CAT93C86
8-LEAD 300 MIL WIDE PLASTIC DIP (L)
E1
E
D
A2
A
L
A1
e
eB
b2
b
SYMBOL
MIN
NOM
MAX
A
A1
A2
b
4.57
0.38
3.05
0.36
1.14
9.02
7.62
6.17
3.81
0.56
1.52
10.16
8.26
7.49
0.46
b2
D
E
7.87
6.35
E1
e
2.54 BSC
eB
L
7.87
2.79
9.65
3.81
8-Lead_DIP_(300).eps
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf.
Notes:
1. All dimensions are in millimeters.
2. Complies with JEDEC Standard MS001.
3. Dimensioning and tolerancing per ANSI Y14.5M-1982
Doc. No. 1091, Rev. O
8
CAT93C86
8-LEAD 150 MIL WIDE SOIC (V, W)
E1
E
h x 45
D
C
A
θ1
e
A1
L
b
SYMBOL
MIN
NOM
MAX
0.25
1.75
0.51
0.25
5.00
6.20
4.00
A1
A
0.10
1.35
0.33
0.19
4.80
5.80
3.80
b
C
D
E
E1
e
1.27 BSC
h
0.25
0.40
0°
0.50
1.27
8°
24C16_8-LEAD_SOIC.eps
L
θ1
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf.
Notes:
1. All dimensions are in millimeters.
2. Complies with JEDEC specification MS-012.
Doc. No. 1091, Rev. O
9
CAT93C86
8-LEAD 208 MIL SOIC (X)
E
b
D
c
A
θ1
e
A1
L
SYMBOL
MIN
NOM
MAX
A1
A
0.05
0.25
2.03
0.48
0.25
5.33
8.26
5.38
b
0.36
0.19
5.13
7.75
5.13
c
D
E
E1
e
1.27 BSC
L
0.51
0.76
θ1
0°
8°
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf.
Notes:
1. All dimensions are in millimeters.
2. Complies with EIAJ specification EDR-7320.
Doc. No. 1091, Rev. O
10
CAT93C86
8-PAD TDFN 3X3 PACKAGE (ZD4)
A
E
PIN 1
INDEX AREA
A1
D
D2
A2
A3
SYMBOL
MIN
0.70
0.00
0.45
NOM
0.75
MAX
0.80
0.05
0.65
E2
A
A1
A2
A3
b
0.02
0.55
PIN 1 ID
0.20 REF
0.30
0.25
2.90
2.20
2.90
1.40
0.35
3.10
2.40
3.10
1.60
D
3.00
D2
E
2.30
L
3.00
E2
e
1.50
e
b
0.65 TYP
0.30
L
0.20
0.40
3 x e
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf.
Notes:
1. All dimensions are in millimeters.
2. Complies with JEDEC specification MO-229C.
Doc. No. 1091, Rev. O
11
CAT93C86
ORDERING INFORMATION
Prefix
Device #
Suffix
CAT
93C86
V
I
-1.8
– G
T3
Rev C(4)
Company ID Product Number
93C86
Temperature Range
I = Industrial (-40°C - 85°C)
Die Revision
93C86: C
A = Automotive (-40°C - 105°C)
E = Extended (-40°C to + 125°C)
Tape & Reel
T: Tape & Reel
2: 2000/Reel(5)
3: 3000/Reel
Operating Voltage
Blank (V = 2.5V to 5.5V)
Package
cc
1.8 (V = 1.8V to 5.5V)
L = PDIP
cc
V = SOIC, JEDEC
W = SOIC, JEDEC
X = SOIC, EIAJ(5)
Lead Finish
Blank: Matte-Tin
G: NiPdAu
ZD4 = TDFN (3x3mm)
Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2) The standard finish is NiPdAu.
(3) The device used in the above example is a CAT93C86VI-1.8-GT3 (SOIC, Industrial Temperature, 1.8V to 5.5V Operating Voltage,
NiPdAu, Tape & Reel).
(4) Product die revision letter is marked on top of the package as a suffix to the production date code (e.g., AYWWE.) For additional
information, please contact your Catalyst sales office.
(5) For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2000 pcs/reel, i.e. CAT93C86XI-T2.
(6) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.
Doc. No. 1091, Rev. O
12
REVISION HISTORY
Date
Revision Comments
05/14/04
L
New Data Sheet Created From CAT93C46/56/57/66/86. Parts
CAT93C56, CAT93C56, CAT93C57, CAT93C66, CAT93C76 and
CAT93C86 have been separtated into single data sheets
Add Die Revision ID Letter
Update Features
Update Description
Update Pin Condition
Add Functional Diagram
Update Pin Function
Update D.C. Operating Characteristics
Update Pin Capacitance
Update Instruction Set
Update Device Operation
Update Ordering Information
08/10/04
9/3/04
M
N
O
Added TDFN Package pin out
minor changes
10/13/06
Update Features
Update Pin Configuration
Update Pin Functions
Update D.C. Operating Characteristics (VCC Range)
Update A.C. Characteristics (VCC Range)
Update Ordering Information
Copyrights, Trademarks and Patents
Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
AE2 ™ Beyond Memory™, DPP™, EZDim™, MiniPot™ Quad-Mode™
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING
THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT
INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR
USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR
APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.
Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant
into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst
Semiconductor product could create a situation where personal injury or death may occur.
Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice.
Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or
offered for sale.
Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit
diagrams illustrate typical semiconductor applications and may not be complete.
Catalyst Semiconductor, Inc.
Corporate Headquarters
2975 Stender Way
Santa Clara, CA 95054
Phone: 408.542.1000
Fax: 408.542.1200
www.catsemi.com
Publication #: 1091
Revison:
O
Issue date:
10/13/06
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明