SG590AYB [CYPRESS]
Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48;型号: | SG590AYB |
厂家: | CYPRESS |
描述: | Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48 光电二极管 外围集成电路 |
文件: | 总7页 (文件大小:88K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
SG590
II Systems
Low EMI Clock Generator for Pentium
Preliminary
PRODUCT FEATURES
FREQUENCY TABLE
FS2 FS1 FS0
CPU
75
PCI
37.5
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Supports Pentium . Pentium II & Pro CPUs.
Designed to meet Intel chipset specification
12 CPU and 6 PCI clocks
One 48 MHz fixed clocks for USB.
One 24 MHz fixed clocks Super IO.
Separate power supply pins for mixed CPU, Fixed
and PCI clock voltages
100
33.3
Tri-State
XIN/2
50
Tri-State
XIN/4
25
60
30
< 250 ps Max. skew among CPU clocks.
< 250 ps Max. skew among PCI clocks.
Controlled current output buffers
48-pin SSOP package
Spread Spectrum EMI reduction mode
Selectable Spread Widths
66.6*
55
33.3*
27.5
* may be selected to - .625% or -1.0% down spread
CONNECTION DIAGRAM
SG590
48
REF1
REF2
VSS
1
VDDC
CPU12
VDDC
CPU11
BLOCK DIAGRAM
2
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
3
XIN
4
VDDR
Xin
REF[1:2]
XOUT
5
VSS
REF
OSC
6
VDDR
FS2
VSS
Xout
7
CPU10
CPU9
VDDC
CPU8
CPU1
CPU2
VSS
8
9
VDDC
VDDP
10
11
12
13
14
15
16
17
18
19
20
CPU[1:12]
PCI1
CPU7
CPU6
PCI2
FS[1:2]
PCI3
CPU5
VSS
PLL1
OE
SWIDTH
SSON
PCI4
PCI[1:6]
VDDP
PCI5
CPU4
CPU3
VDDC
NC
VDDF
VDDF
PCI6
24M
48M
VSS
SSON
SWIDTH
VDDF
24M1
48M2
VSS
VSS
PLL2
OE
21
22
23
24
VDD
FS0
FS1
NC
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 1 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
PIN DESCRIPTION
PIN
No.
4
Pin
Name
Xin
PWR
VDD
I/O
I
TYPE
Description
OSC1 On-chip reference oscillator input pin. Requires either an
external parallel resonant crystal (nominally 14.318 MHz) or
externally generated reference signal
5
Xout
VDD
O
OSC1 O-chip reference oscillator output pin. Drives an external
parallel resonant crystal when an externally generated reference
signal is used, is left unconnected
27, 26,
7
FS(0:2)
-
I
PAD
PU
Frequency select input pins. See frequency select table on
page 1. These pin has an internal pull-up
8, 9,
CPU(1:12)
VDDC
O
BUF1 Clock outputs. CPU frequency table specified on page 1.
33, 34,
36, 37,
38, 39,
41, 42,
45, 47
11, 12,
13, 14,
16, 17
3, 10,
18, 24,
30, 35,
43, 44
15
PCI(1:7)
VSS
VDDP
-
O
BUF4 PCI bus clocks. See frequency select table on page 1.
PWR
-
Ground pins for the device.
VDDP
VDDF
VDDC
-
-
-
P
-
-
-
-
3.3 Volt power supply pins for PCI and PCI_F clock output
buffers.
3.3 Volt power supply pins for 24 Mhz and 48 MHz clock output
buffers.
3.3 or 2.5 Volt power supply pins for CPU clock output buffers.
21
PWR
PWR
32, 40,
46, 48
28
1, 2
22
VDD
REF(1:2)
24M
-
PWR
Power supply pins for analog circuits and core logic
VDDR
VDDF
VDDF
-
O
O
O
I
BUF3 Buffered outputs of on-chip reference oscillator.
BUF3 Fixed 24 MHz frequency clock outputs.
BUF3 Fixed 48 MHz frequency clock outputs.
23
29
48M
OE
PAD
PU
When driven to a logic low level, this pin will tristate all output
clocks
20
19
SWIDTH
SSON
VDD
-
I
I
PAD
PU
PAD
PU
Selects 0.625 % or 1.0 % Spread spectrum modulation width.
1.0% = Logic High
When driven to a logic low level this pin enables EMI reducing
Spread Spectrum mode (affects only CPU and PCI clocks) for
CPU Frequency of 66.6 Mhz only.
6
VDDR
-
PWR
-
Power supply for reference clock (Ref) buffers
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 2 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
SPECTRUM SPREAD CLOCKING
Down Spread
Amplitude
(dB)
Without Spectrum Spread
With Spectrum Spread
Frequency(MHz)
Center
Spectrum Analysis
CPU CLOCK SPECTRUM SPREADING SELECTION TABLE
Unspread SWIDTH
(MHz)
Min
(MHz)
Center
(MHz)
Max
(MHz)
% OF FREQUENCY
SPREADING
MODE
66.6
66.6
0
1
66.18
65.9
66.39
66.27
66.6
66.6
0.625 % ( - 0.625% + 0%)
1.0 % ( - 1.% + 0%)
Down Spread
Down Spread
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 3 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
MAXIMUM RATINGS
This device contains circuitry to protect the inputs
Voltage Relative to VSS:
Voltage Relative to VDD:
Storage Temperature:
Operating Temperature:
Maximum Power Supply:
-0.3V
0.3V
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
0ºC to + 125ºC
0ºC to +70ºC
5V
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
ELECTRICAL CHARACTERISTICS
Characteristic
Symbol Min
Typ
Max
0.8
Units
Conditions
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
VIL
VIH
IIL
-
-
-
Vdc
Vdc
µA
-
-
2.0
-66
-
-
IIH
5
µA
Output Low Voltage
IOL = 4mA
VOL
-
-
-
0.4
Vdc
All Outputs (see buffer spec)
Output High Voltage
IOH = 4mA
VOH
2.4
-
Vdc
All Outputs Using 3.3V Power
(see buffer spec)
Tri-State leakage Current
Dynamic Supply Current
Static Supply Current
Ioz
Idd
-
-
-
-
-
-
10
TBD
TBD
-
µA
mA
µA
pF
CPU = 66.6 MHz, PCI = 33.3 MHz
-
Isdd
Cx
-
Crystal Oscillator
Capacitance
18
Xin and Xout crystal load capacitance
values (each)
Short Circuit Current
ISC
25
-
-
mA
1 output at a time - 30 seconds
VDD = VDDP=VDDF =3.3V ± %, VDDC =2.5V ± %,, TA = 0ºC to +70ºC
5
5
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 4 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
SWITCHING CHARACTERISTICS
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Measured at 1.5V
Output Duty Cycle
CPU to PCI Offset
-
45
50
-
55
4
%
tOFF
1.5
ns
CPU load = 20 pF, PCI load = 3 pF
measured at 1.5V PCI and 1.25V CPU
Buffer out Skew All CPU
Buffer Outputs
tSKEW1
tSKEW2
-
-
-
-
-
-
175
250
ps
ps
20 pf Load Measured at 1.5V
Buffer out Skew All PCI
Buffer Outputs
30 pf Load Measured at 1.5V
-
+250
500
ps
∆
∆
P
Period Adjacent Cycles
Jitter Spectrum 20 dB
Bandwidth from Center
BWJ
KHz
VDD = VDDP=VDDF =3.3V ± %, VDDC = 2.5V ± %, TA = 0ºC to +70ºC
5
5
BUFFER 1 CHARACTERISTICS FOR CPUCLK(1:12)
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Pull-Up Current Min
Pull-Up Current Max
Pull-Down Current Min
Pull-Down Current Max
IOHmin
IOHmax
IOLmin
IOLmax
TRFmin
-27
-
-
-
-
-
-
-
mA
mA
mA
mA
ns
Vout = 1.0 V
Vout = 2.38 V
Vout = 1.2 V
Vout = 0.3 V
20 pF Load
-27
27
-
-
27
1.6
Rise/Fall Time Min
0.4
Between 0.4 V and 2.0 V
VDD = VDDP=VDDF=3.3V ± %, VDDC =2.5V ± %,, TA = 0ºC to +70ºC
5
5
BUFFER 3 CHARACTERISTICS FOR REF(1:2), 24M and 48 M
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Pull-Up Current Min
Pull-Up Current Max
Pull-Down Current Min
Pull-Down Current Max
IOHmin
IOHmax
IOLmin
IOLmax
TRFmin
-29
-
-
-
-
-
-
-
mA
mA
mA
mA
ns
Vout = 1.0 V
Vout = 3.135 V
Vout = 1.95 V
Vout = 0.4 V
20 pF Load
-23
29
-
-
27
2.0
Rise/Fall Time
0.5
Between 0.4 V and 2.4 V
VDD = VDDP=VDDF =3.3V ± %, VDDC =2.5V ± %,, TA = 0ºC to +70ºC
5
5
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 5 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
BUFFER 4 CHARACTERISTICS FOR PCICLK(1:6)
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Pull-Up Current Min
Pull-Up Current Max
Pull-Down Current Min
Pull-Down Current Max
IOHmin
IOHmax
IOLmin
IOLmax
TRFmax
-33
-
-
-
-
-
-
-
mA
mA
mA
mA
ns
Vout = 1.0 V
-33
Vout = 3.135 V
Vout = 1.95 V
Vout = 0.4 V
30 pF Load
30
-
-
38
2.0
Rise/Fall Time
0.5
Between 0.4 V and 2.4 V
VDD = VDDP=VDDF =3.3V ± %, VDDC=2.5V ± %,, TA = 0ºC to +70ºC
5
5
CRYSTAL AND REFERENCE OSCILLATOR PARAMETERS
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Frequency
Tolerence
Fo
TC
TS
12.00
14.31818
16.00
+/-100
+/- 100
5
MHz
PPM
PPM
PPM
-
-
-
-
-
Calibration note 1
-
Stability (Ta -10 to +60C) note 1
Aging (first year @ 25C) note 1
Parallell Resonant
TA
-
Mode
OM
CP
VBIAS
Ts
-
-
Pin Capacitance
DC Bias Voltage
Startup time
5
pF
V
Capacitance of XIN and Xout pins
0.3Vdd
Vdd/2
0.7Vdd
-
-
-
-
20
-
30
-
µ
S
Load Capacitance
CL
pF
note 1
Effective Series
resonant
R1
40
Ohms
resistance
Power Dissipation
Shunt Capacitance
X1 and X2 Load
DL
CO
CL
-
-
-
0.10
7
mW
pF
note 1
--
17
pF
internal crystal loading gapacitors
on each pin (to ground)
For maximum accuracy,the total circuit loading capacitance should be equal to CL. This loading capacitance is the
effective capacitance across the crystal pins and includes the device pin capacitance (CP) in parallel with any circuit
traces, the clock generator and any onboard discrete load capacitors.
Budgeting Calculations
Typical trace capacitance, (< half inch) is 4 pF, Load to the crystal is therefore
Clock generator internal pin capacitance of 36 pF, Load to the crystal is therefore
the total parasitic capacitance would therefore be
2.0 pF
18.0 pF
= 20.0 pF.(matching CL)
Note 1: It is recommended but not manditory that a crystal meets these specifications.
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 6 of 7
SG590
Low EMI Clock Generator for Pentium II Systems
Preliminary
PACKAGE DRAWING AND DIMENSIONS
48 PIN SSOP OUTLINE DIMENSIONS
INCHES
MILLIMETERS
SYMBOL
MIN
NOM
MAX
MIN
NOM
MAX
A
A1
A2
B
0.095
0.008
0.088
0.008
0.005
0.620
0.292
0.102
0.012
0.090
0.010
-
0.110
0.016
0.092
0.0135
0.010
0.630
0.299
2.41
2.59
0.31
2.79
0.20
0.41
C
2.24
2.29
2.34
L
0.203
0.127
15.75
7.42
0.254
-
0.343
0.254
16.00
7.59
H
E
C
D
E
0.625
0.296
0.025 BSC
0.406
0.013
0.032
5º
15.88
7.52
D
e
0.635 BSC
10.31
0.33
a
H
a
0.400
0.10
0.024
0º
0.410
0.016
0.040
8º
10.16
0.25
0.61
0º
10.41
0.41
1.02
8º
A2
A
A1
L
0.81
e
B
a
5º
X
0.085
0.093
0.100
2.16
2.36
2.54
ORDERING INFORMATION
Part Number
Package Type
Production Flow
Commercial, 0ºC to +70ºC
SG590AYB
48 PIN SSOP
Note:
The ordering part number is formed by a combination of device number, device revision, package style, and
screening as shown below.
Marking:
Example:
IMI
SG590AYB
Date Code, Lot #
SG590AYB
Flow
B = Commercial, 0ºC to + 70ºC
Package
Y = SSOP
Revision
IMI Device Number
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.3
10/20/97
Page 7 of 7
相关型号:
SG5S009V1A1R400
PCMCIA Connector, 9 Contact(s), Female, Right Angle, 0.098 inch Pitch, Surface Mount Terminal
JAE
SG5S009V1D2
PCMCIA Connector, 9 Contact(s), 1 Row(s), Male, Right Angle, 0.098 inch Pitch, Surface Mount Terminal
JAE
©2020 ICPDF网 联系我们和版权申明