A6250X16W [EMMICRO]

High Efficiency Linear Power Supply with Accurate Power Surveillance and Software Monitoring; 高效率线性电源供应器,提供精确的电源监控和监视软件
A6250X16W
型号: A6250X16W
厂家: EM MICROELECTRONIC - MARIN SA    EM MICROELECTRONIC - MARIN SA
描述:

High Efficiency Linear Power Supply with Accurate Power Surveillance and Software Monitoring
高效率线性电源供应器,提供精确的电源监控和监视软件

监控
文件: 总13页 (文件大小:586K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
EM MICROELECTRONIC-MARIN SA  
A6250  
High Efficiency Linear Power Supply with Accurate  
Power Surveillance and Software Monitoring  
Features  
software clears the watchdog too quickly (incorrect cycle  
time) or too slowly (incorrect execution) it will cause the  
system to be reset. The system enable output prevents  
critical control functions being activated until software has  
successfully cleared the watchdog three times. Such a se-  
curity could be used to prevent motor controls being ener-  
gized on repeated resets of a faulty system.  
n Highly accurate 5 V, 250 mA guaranteed output  
n Low dropout voltage, typically 260 mV at 250 mA  
n Low quiescent current, typically 175 µA  
n Standby mode, maximum current 340 µA (with  
100 µA load on OUTPUT)  
n Unregulated DC input can withstand -20 V reverse  
battery and +60 V power transients  
n Fully operational for unregulated DC input voltage up  
to 40 V and regulated output voltage down to 3.0 V  
n Reset output guaranteed for regulated output voltage  
down to 1.2 V  
Applications  
n Industrial electronics  
n Cellular telephones  
n Security systems  
n Battery powered products  
n High efficiency linear power supplies  
n Automotive electronics  
n No reverse output current  
n Very low temperature coefficient for the regulated  
output  
n Current limiting  
n Comparator for voltage monitoring, voltage reference  
1.52 V  
Typical Operating Configuration  
n Programmable reset voltage monitoring  
n Programmable power on reset (POR) delay  
n Watchdog with programmable time windows  
guarantees a minimum time and a maximum time  
between software clearing of the watchdog  
n Time base accuracy ±10%  
n System enable output offers added security  
n TTL/CMOS compatible  
A6250  
n -40 to +125°C temperature range  
n PSOP2-16 package  
Description  
The A6250 offers a high level of integration by combining  
voltage regulation, voltage monitoring and software moni-  
toring in a 16 lead package. The voltage regulator has a  
low dropout voltage (typ. 260 mV at 250 mA) and a low  
quiescent current (175 µA). The quiescent current in-  
creases only slightly in dropout prolonging battery life.  
Built-in protection includes a positive transient absorber  
for up to 60 V (load dump) and the ability to survive an un-  
regulated input voltage of -20 V (reverse battery). The in-  
put may be connected to ground or a reverse voltage  
without reverse current flow from the output to the input. A  
comparator monitors the voltage applied at the VIN input  
comparing it with an internal 1.52 V reference. The  
power-on reset function is initialized after VIN reaches 1.52  
V and takes the reset output inactive after TPOR depending  
of external resistance. The reset output goes active low  
when the VIN voltage is less than 1.52 V. The RES and EN  
outputs are guaranteed to be in a correct state for a regu-  
lated output voltage as low as 1.2 V. The watchdog func-  
tion monitors software cycle time and execution. If  
Fig. 1  
Pin Assignment  
A6250  
Fig. 2  
1
A6250  
Absolute Maximum Ratings  
Operating Conditions  
Parameter  
Symbol Conditions  
Parameter  
Symbol Min. Max. Units  
Continuous voltage at INPUT to  
VSS  
Transients on INPUT for  
t< 100 ms and duty cycle 1%  
Operating junction  
temperature1)  
VINPUT  
VTRANS  
-0.3 to +45 V  
TJ  
VINPUT  
VOUTPUT 1.2  
VOUTPUT 1.2  
IOUTPUT  
VIN  
R
-40 +125  
°C  
V
V
V
mA  
V
INPUT voltage 2)  
2.3  
40  
up to +60 V  
-20 V  
OUTPUT+0.3V  
VSS -0.3V  
-65 to +150°C  
max. 150 °C  
OUTPUT voltage 2) 3)  
RES & EN guaranteed 4)  
OUTPUT current 5)  
Comparator input voltage  
RC-oscillator programming 6)  
Thermal resistance from  
junction to ambient 7)  
- PSOP2-16  
Reverse supply voltage on INPUT VREV  
Max. voltage at any signal pin  
Min. voltage at any signal pin  
Storage temperature  
Operating junction temperature TJ  
Electrostatic discharge max. To  
MIL-STD-883C method 3015  
Max. soldering conditions  
Max. Output current  
VMAX  
VMIN  
TSTO  
250  
VOUTPUT  
1000  
0
10  
kW  
VSmax  
TSmax  
IOUTPUTmax  
1000V  
250°C x 10 s  
300 mA  
Rth(j-a)  
30  
90  
°C/W  
Table 2  
1) The maximum operating temperature is confirmed by  
sampling at initial device qualification. In production, all  
devices are tested at +125°C.  
Table 1  
Stresses above these listed maximum ratings may cause  
permanent damage to the device. Exposure beyond  
specified operating conditions may affect device reliability  
or cause malfunction.  
2) Full operation guaranteed. To achieve the load regulation  
specified in Table 3 a 22 µF capacitor or greater is required  
on the INPUT, see Fig. 8. The 22 µF must have an effective  
resistance £ 5 W and a resonant frequency above 500 kHz.  
3) A 10 µF load capacitor and a 100 nF decoupling capacitor  
are required on the regulator OUTPUT for stability. The 10 µF  
must have an effective series resistance of £ 5 W and a  
resonant frequency above 500 kHz.  
Decoupling Methods  
The input capacitor is necessary to compensate the line  
influences. A resistor of approx. 1 W connected in series  
with the input capacitor may be used to damp the oscilla-  
tion of the input capacitor and input inductivity. The ESR  
value of the capacitor plays a major role regarding the effi-  
ciency of the decoupling. It is recommended also to con-  
nect a ceramic capacitor (100 nF) directly at the IC’s pins.  
In general the user must assure that pulses on the input  
line have slew rates lower than 1 V/µs. On the output side,  
the capacitor is necessary for the stability of the regulation  
circuit. The stability is guaranteed for values of 22 µF or  
bigger. It is specially important to choose a capacitor with  
a low ESR value. Tantal capacitors are recommended.  
See the notes related to Table 2. Special care must be  
taken in disturbed environments (automotive, proximity of  
motors and relays, etc.).  
4) RES must be pulled up externally to VOUTPUT even if it is  
unused. (Note: RES and EN are used as inputs by EM test.)  
5) The OUTPUT current will not apply for all possible  
combinations of input voltage and output current.  
Combinations that would require the A6250 to work above  
the maximum junction temperature (+125 °C) must be  
avoided.  
6) Resistor values close to 1000 kW are not recommended for  
applications working at 125 °C.  
7) The thermal resistance specified assumes the package is  
soldered to a PCB. The termal resistance’s value depends on  
the PCB’s structure. A typical value of 51 °C/W has been  
obtained with a dual layer board, with the slug soldered to  
the heat-sink area of the PCB (see Fig. 22).  
Handling Procedures  
This device has built-in protection against high static volt-  
ages or electric fields; however, anti-static precautions  
must be taken as for any other CMOS component. Unless  
otherwise specified, proper operation can only occur  
when all terminal voltages are kept within the supply volt-  
age range. Unused inputs must always be tied to a de-  
fined logic voltage level.  
2
A6250  
Electrical Characteristics  
VINPUT = 6.0 V, CL = 10 µF + 100 nF, CINPUT = 22 µF, TJ = -40 to +125°C, unless otherwise specified  
Parameter  
Symbol Test Conditions  
Min.  
Typ.  
Max.  
Unit  
Supply current in standby mode  
ISS  
ISS  
ISS  
REXT = don’t care, TCL = VOUTPUT,  
VIN = 0 V, IL = 100 µA  
REXT = 100 kW, I/Ps at VOUTPUT,  
140  
175  
340  
400  
µA  
µA  
Supply current 1)  
Supply current 1)  
O/Ps 1 MW to VOUTPUT, IL = 100 µA  
REXT = 100 kW, I/Ps at VOUTPUT  
,
VINPUT = 8.0 V, O/Ps 1MW to VOUTPUT  
IL = 100 mA  
IL = 250 mA  
IL = 100 µA  
,
1.7  
7
4.2  
15  
5.15  
5.15  
mA  
mA  
V
Output voltage  
Output voltage  
VOUTPUT  
VOUTPUT  
4.85  
4.85  
100 µA £ IL £ 250 mA,  
V
Output voltage temperature  
coefficient 2)  
Vth(coeff)  
VLINE  
100  
ppm/°C  
Line regulation 3)  
6 V £ VINPUT £ 35 V, IL = 1 mA,  
TJ = +125°C  
100 µA £ IL £ 100 mA  
5 mA £ IL £ 250 mA  
IL = 100 µA  
IL = 100 mA  
IL = 250 mA  
VINPUT = 4.5 V, IL = 100 µA,  
REXT = 100 kW, O/Ps 1 MW to  
VOUTPUT, I/Ps at VOUTPUT  
OUTPUT tied to VSS  
0.2  
0.2  
0.9  
40  
160  
260  
0.8  
0.7  
1.45  
170  
3805)  
650  
%
%
%
mV  
mV  
mV  
Load regulation3)  
Load regulation 3)  
Dropout voltage 4)  
Dropout voltage 4)  
Dropout voltage 4)  
Dropout supply current  
VL  
VL  
VDROPOUT  
VDROPOUT  
VDROPOUT  
ISS  
1.2  
450  
200  
1.8  
mA  
mA  
µV rms  
Current limit  
OUTPUT noise, 10 Hz to 100 kHz  
ILmax  
VNOISE  
4.5 £ VOUTPUT £ 5.5 V, IL = 100 µA. CL = 10 µF + 100 nF, CINPUT = 22 µF, TJ = -40 to +125°C, unless otherwise specified  
RES and EN  
Output Low Voltage  
VOL  
VOL  
VOL  
VOL  
VOUTPUT = 4.5 V, IOL = 20 mA  
VOUTPUT = 4.5 V, IOL = 8 mA  
VOUTPUT = 2.0 V, IOL = 4 mA  
VOUTPUT = 1.2 V, IOL = 0.5 mA  
0.4  
0.2  
0.2  
V
V
V
V
0.4  
0.4  
0.2  
0.06  
EN  
Output High Voltage  
VOH  
VOH  
VOH  
VOUTPUT = 4.5 V, IOH = -1 mA  
VOUTPUT = 2.0 V, IOH = -100 µA  
VOUTPUT = 1.2 V, IOH = -30 µA  
3.5  
1.8  
1.0  
4.1  
1.9  
1.1  
V
V
V
TCL and VIN  
TCL Input Low Level  
TCL Input High Level  
Leakage current TCL input  
VIN input resistance  
Comparator reference 6) 7)  
VIL  
VIH  
ILI  
RVIN  
VREF  
VREF  
VREF  
VHY  
VSS  
2.0  
0.8  
VOUTPUT  
1
V
V
µA  
MW  
V
V
V
VSS £ VTCL £ VOUTPUT  
TJ = +25°C  
0.05  
100  
1.52  
1.474  
1.436  
1.420  
1.566  
1.620  
1.620  
-40°C £ TJ £ +125°C  
Comparator hysteresis 7)  
2
mV  
Table 3  
1) If INPUT is connected to VSS, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified  
will be sank by the OUTPUT to supply the A6250.  
2) The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.  
3) Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage  
due to heating effects are covered in the specification for thermal regulation.  
4 ) The dropout voltage is defined as the INPUT to OUTPUT differential, measured with the input voltage equal to 5.0 V.  
5 ) Not tested.  
6) The comparator and the voltage regulator have separate voltage references (see Block Diag ram Fig. 7).  
7) The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference  
voltage plus the comparator hysteresis (see Fig. 4).  
3
3
A6250  
Timing Characteristics  
VINPUT = 6.0 V, IL = 100 µA, CL = 10 µF + 100 nF, CINPUT = 22 µF, TJ = -40 to +125°C, unless otherwise specified  
Parameter  
Symbol Test Conditions  
Min.  
Typ.  
Max.  
Units  
Propagation delays:  
TCL to Output Pins  
VIN sensitivity  
TDIDO  
TSEN  
250  
5
500  
20  
ns  
µs  
1
Logic Transition Times on all  
Output Pins  
Power-on Reset delay  
Watchdog Time  
TTR  
TPOR  
TWD  
Load 10 kW, 50 pF  
REXT = 123 kW, ± 1%  
REXT = 123 kW, ± 1%  
30  
100  
100  
100  
110  
110  
ns  
ms  
ms  
90  
90  
Open Window Percentage  
Closed Window Time  
OWP  
TCW  
TCW  
TOW  
TOW  
TWDR  
TWDR  
TTCL  
±0.2 TWD  
0.8 TWD  
80  
0.4 TWD  
40  
TWD / 40  
2.5  
REXT = 123 kW, ± 1%  
REXT = 123 kW, ± 1%  
REXT = 123 kW, ± 1%  
72  
36  
88  
44  
ms  
ms  
Open Window Time  
Watchdog Reset Pulse  
TCL Input Pulse Width  
ms  
ns  
150  
Table 4  
Timing Waveforms  
Watchdog Timeout Period  
Condition:  
REXT = 123 kW  
Fig. 3  
Voltage Monitoring  
Fig. 4  
4
A6250  
Timer Reaction  
Fig. 5  
Combined Voltage and Timer Reaction  
Fig. 6  
Block Diagram  
Fig. 7  
5
A6250  
assumes a constant load (ie. ³ 100 s). The transient ther-  
mal resistance for a single pulse is much lower than the  
continuous value.  
Pin Description  
Pin  
Name  
Function  
2
3
EN  
RES  
Push-pull active low enable output  
Open drain active low reset output.  
RES must be pulled up to VOUTPUT  
even if unused  
Watchdog timer clear input signal  
GND terminal  
Voltage regulator input  
Voltage regulator output  
REXT input for RC oscillator tuning  
Voltage comparator input  
VIN Monitoring  
The power-on reset and the power-down reset are gener-  
ated as a response to the external voltage level on the VIN  
input. The external voltage level is typically obtained from  
a voltage divider as shown in Fig. 8. The user uses the ex-  
ternal voltage divider to set the desired threshold level for  
power-on reset and power-down reset in his system. The  
internal comparator reference voltage is typically 1.52 V.  
At power-up the reset output (RES) is held low (see Fig. 4).  
After INPUT reaches 3.36 V (and so OUTPUT reaches at  
least 3 V) and VIN becomes greater than VREF, the RES out-  
put is held low for an additional power-on-reset (POR) de-  
lay which is equal to the watchdog time TWD (typically 100  
ms with an external resistor of 123 kW connected at R pin).  
The POR delay prevents repeated toggling of RES even if  
VIN and the INPUT voltage drops out and recovers. The  
POR delay allows the microprocessor’s crystal oscillator  
time to start and stabilize and ensures correct recognition  
of the reset signal to the microprocessor.  
4
5
12  
13  
14  
15  
TCL  
VSS  
INPUT  
OUTPUT  
R
VIN  
Table 5  
Functional Description  
Voltage Regulator  
The A6250 has a 5 V ± 3%, 250 mA, low dropout voltage  
regulator. The low supply current (typ. 175 µA) makes the  
A6250 particularly suited to automotive systems then re-  
main energized 24 hours a day. The input voltage range is  
2.3 V to 40 V for operation and the input protection in-  
cludes both reverse battery (20 V below ground) and load  
dump (positive transients up to 60 V). There is no reverse  
current flow from the OUTPUT to the INPUT when the  
INPUT equals VSS. This feature is important for systems  
which need to implement (with capacitance) a minimum  
power supply hold-up time in the event of power failure. To  
achieve good load regulation a 22 µF capacitor (or  
greater) is needed on the INPUT (see Fig. 8). Tantalum or  
aluminium electrolytics are adequate for the 22 µF capaci-  
tor; film types will work but are relatively expensive. Many  
aluminium electrolytics have electrolytes that freeze at  
about -30°C, so tantalums are recommended for opera-  
tion below -25°C. The important parameters of the 22 µF  
capacitor are an effective series resistance of £ 5 W and a  
resonant frequency above 500 kHz.  
The RES output goes active low generating the  
power-down reset whenever VIN falls below VREF. The sen-  
sitivity or reaction time of the internal comparator to the  
voltage level on VIN is typically 5 µs.  
Timer Programming  
The on-chip oscillator with an external resistor REXT con-  
nected between the R pin and VSS (see Fig. 8) allows the  
user to adjust the power-on reset (POR) delay, watchdog  
time TWD and with this also the closed and open time win-  
dows as well as the watchdog reset pulse width (TWD / 40).  
With REXT = 123 kW typical values are:  
- Power-on reset delay: TPOR = 100 ms  
- Watchdog time:  
- Closed window:  
- Open window:  
- Watchdog reset:  
TWD = 100 ms  
TCW = 80 ms  
TOW = 40 ms  
TWDR = 2.5 ms  
A 10 µF capacitor (or greater) and a 100 nF capacitor are  
required on the OUTPUT to prevent oscillations due to in-  
stability. The specification of the 10 µF capacitor is as per  
the 22 µF capacitor on the INPUT (see previous para-  
graph).  
Note the current consumption increases as the frequency  
increases.  
The A6250 will remain stable and in regulation with no ex-  
ternal load and the dropout voltage is typically constant as  
the input voltage fall to below its minimum level (see Table  
2). These features are especially important in CMOS RAM  
keep-alive applications.  
Care must be taken not to exceed the maximum junction  
temperature (+125°C). The power dissipation within the  
A6250 is given by the formula:  
PTOTAL = (VINPUT - VOUTPUT) . IOUTPUT + (VINPUT) . ISS  
The maximum continuous power dissipation at a given  
temperature can be calculated using the formula:  
PMAX = (125°C - TA) / Rth(j-a)  
where Rth(j-a) is the thermal resistance from the junction  
to the ambient and is specified in Table 2. Note the Rth(j-a)  
given in Table 2 assumes that the package is soldered to a  
PCB. The above formula for maximum power dissipation  
6
A6250  
Watchdog Timeout Period Description  
120 ms after the timer reset. However as the time base is  
±10% accurate, software must use the following calcula-  
tion for servicing signal TCL during the open window:  
Related to curves (Fig. 10 to Fig. 20), especially Fig. 19  
and Fig. 20, the relation between TWD and REXT could easily  
be defined. Let us take an example describing the varia-  
tions due to production and temperature:  
1. Choice, TWD = 26 ms.  
2. Related to Fig. 20, the coefficient (TWD to REXT) is 1.125  
where REXT is in kW and TWD in ms.  
The watchdog timeout period is divided into two parts, a  
“closed" window and an “open" window (see Fig. 3) and is  
defined by two parameters, TWD and the Open Window  
Percentage (OWP).The closed window starts just after the  
watchdog timer resets and is defined by TCW = TWD  
-
OWP(TWD).The open window starts after the closed time  
window finishes and lasts till TWD + OWP(TWD). The open  
window time is defined by TOW = 2 x OWP(TWD).  
3. REXT (typ.) = 26 x 1.155 = 30.0 kW.  
4. The ratio between TWD = 26 ms and the (TCL period)  
= 25.4 ms is 0.975. Then the relation over the  
Production and the full temperature range is,  
TCL period = 0.975 x TWD 0.975 x REXT or  
0.975 x REXT  
, as typical value.  
TCL period =  
1.155  
a) ±10 % while PRODUCTION value unknown for the  
customer when REXT ¹ 123 kW.  
b) ±5 % while operating TEMPERATURE range  
-40°C £ TJ £ +125°C.  
5. If you fixed a TCL period = 26 ms  
26 x 1.155  
= 30.8 kW.  
Þ REXT  
0.975  
For example if TWD = 100 ms (actual value) and OWP = ±  
20% this means the closed window lasts during first the  
80 ms (TCW = 80 ms = 100 ms - 0.2 (100 ms)) and the  
open window the next 40 ms (TOW = 2 x 0.2 (100 ms) = 40  
ms). The watchdog can be serviced between 80 ms and  
If during your production the TWD time can be measured  
at TJ = +25°C and the µC can adjust the TCL period,  
then the TCL period range will be much larger for the  
full operating temperature.  
TWD versus VOUTPUT at TJ = +25 °C  
TWD versus R at TJ = +25 °C  
Fig. 8  
Fig. 9  
7
A6250  
TWD versus R at TJ = +25 °C  
R [kW]  
Fig. 10  
8
A6250  
TWD versus VOUTPUT atTJ = +85 °C  
TWD versus R at TJ = +85 °C  
Fig. 11  
Fig. 12  
TWD versus VOUTPUT at TJ = -40 °C  
TWD versus R at TJ = -40°C  
Fig. 14  
9
Fig. 13  
A6250  
TWD versus Temperature at 5 V  
TWD versus R at 5 V  
Fig. 16  
Fig. 15  
Maximum OUTPUT Current versus INPUT Voltage  
Fig. 17  
10  
A6250  
Timer Clearing and RES Action  
of the POR delay. A TCL pulse will have no effect until this  
power-on-reset delay is completed. After the POR delay  
has elapsed, RES goes inactive and the watchdog timer  
starts acting. If no TCL pulse occurs, RES goes active low  
for a short time TWDR after each closed and open window  
period. A TCL pulse coming during the open window  
clears the watchdog timer. When the TCL pulse occurs  
too early (during the closed window), RES goes active  
and a new timeout sequence starts. A voltage drop below  
the VREF level for longer than typically 5 µs overrides the  
timer and immediately forces RES active and EN inactive.  
Any further TCL pulse has no effect until the next  
power-up sequence has completed.  
The watchdog circuit monitors the activity of the proces-  
sor. If the user’s software does not send a pulse to the TCL  
input within the programmed open window timeout period  
a short watchdog RES pulse is generated which is equal  
to TWD / 40 = 2.5 ms typically (see Fig. 5). With the open  
window constraint new security is added to conventional  
watchdogs by monitoring both software cycle time and  
execution. Should software clear the watchdog too  
quickly (incorrect cycle time) or too slowly (incorrect exe-  
cution) it will cause the system to be reset. If software is  
stuck in a loop which includes the routine to clear the  
watchdog then a conventional watchdog would not make  
a system reset even though software is malfunctioning;  
the A6250 would make a system reset because the watch-  
dog would be cleared too quickly. If no TCL signal is ap-  
plied before the closed and open windows expire, RES  
Enable - EN Output  
The system enable output, EN, is inactive always when  
RES is active and remains inactive after a RES pulse until  
the watchdog is serviced correctly 3 consecutive times  
(ie. the TCL pulse must come in the open window). After  
three consecutive services of the watchdog with TCL dur-  
ing the open window, the EN goes active low. A malfunc-  
tioning system would be repeatedly reset by the  
watchdog. In a conventional system critical motor con-  
trols could be energized each time reset goes inactive  
(time allowed for the system to restart) and in this way the  
electrical motors driven by the system could function out  
of control. The A6250 prevents the above failure mode by  
using the EN output to disable the motor controls until  
software has successfully cleared the watchdog three  
times (ie. the system has correctly restarted after a reset  
condition).  
will start to generate square waves of period (TCW + TOW  
+
TWDR). The watchdog will remain in this state until the next  
TCL falling edge appears during an open window, or until  
a fresh power-up sequence. The system enable output,  
EN, can be used to prevent critical control functions being  
activated in the event of the system going into this failure  
mode (see section “Enable - EN Output"). The RES output  
must be pulled up to VOUTPUT even if the output is not used  
by the system (see Fig. 8).  
Combined Voltage and Timer Action  
The combination of voltage and timer actions is illustrated  
by the sequence of events shown in Fig. 6. On power-up,  
when the voltage at VIN reaches VREF, the power-on-reset,  
POR, delay is initialized and holds RES active for the time  
Typical Application  
A6250  
Fig. 18  
11  
A6250  
TWD Coefficient versus REXT at TJ = +25 °C  
Fig. 19  
REXT Coefficient versus TWD at TJ = +25 °C  
Fig. 20  
12  
A6250  
Package and Ordering Information  
Dimensions of PSOP2-16 Package  
Fig. 21  
Dimensions in mm  
Dual Layer PCB  
Dimensions in mm  
Fig. 22  
Ordering Information  
The A6250 is available in the following package:  
Type  
Package  
A6250 X 16W PSOP2-16  
When ordering please specify complete part number.  
EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely  
embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the  
circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has  
not been superseded by a more up-to-date version.  
E. & O.E. Printed in Switzerland, Th  
© 2000 EM Microelectronic-Marin SA, 10/2000, Rev. B/335  
EM MICROELECTRONIC-MARIN SA, CH-2074 Marin, Switzerland, Tel. 032 - 755 51 11, Fax 032 - 755 54 03  

相关型号:

A625308

32K X 8 BIT CMOS SRAM
AMICC

A625308-L

32K X 8 BIT CMOS SRAM
AMICC

A625308-S

32K X 8 BIT CMOS SRAM
AMICC

A625308A

32K X 8 BIT CMOS SRAM
AMICC

A625308A-70S

32K X 8 BIT CMOS SRAM
AMICC

A625308A-70SF

SRAM, 32KX8, 70ns, CMOS, PDIP28, ROHS COMPLIANT, PLASTIC, DIP-28
AMICC

A625308A-70SI

32K X 8 BIT CMOS SRAM
AMICC

A625308A-70SU

32K X 8 BIT CMOS SRAM
AMICC

A625308A-70SUF

Standard SRAM, 32KX8, 70ns, CMOS, PDIP28
AMICC

A625308AM-70S

32K X 8 BIT CMOS SRAM
AMICC

A625308AM-70SF

SRAM, 32KX8, 70ns, CMOS, PDSO28, ROHS COMPLIANT, SOP-28
AMICC

A625308AM-70SI

32K X 8 BIT CMOS SRAM
AMICC