AB-179 [ETC]
AB-179 - VIDEO OPERATIONAL AMPLIFIER ; AB - 179 - 视频运算放大器\n型号: | AB-179 |
厂家: | ETC |
描述: | AB-179 - VIDEO OPERATIONAL AMPLIFIER
|
文件: | 总8页 (文件大小:125K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
®
AP P LICATION BULLETIN
Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-111 • Telex: 066-6491 • FAX (602) 889-1510 • Immediate Product Info: (800) 548-6132
VIDEO OPERATIONAL AMPLIFIER
By Klaus Lehmann, Burr-Brown International GmbH
CURRENT OR VOLTAGE FEEDBACK?
THAT’S THE QUESTION HERE.
In analog technology, important advances are being made in
video operational amplifiers, both in processing and in
circuitry. The complementary bipolar processes used by
“Bell Laboratories” should be emphasized, which have ver-
tically structured and approximately equal electric NPN and
PNP transistors on one substrate. These processes help to
create the basis for an effective complementary-symmetric
circuit technique, which is currently obtaining its best results
with the so-called “Diamond” structure. This structure plays
a key role in transimpedance or current-feedback amplifiers.
The following article is concerned exclusively with explain-
ing these key topics and the new circuit designs.
R
C
1
2
+VIN
3
TA
B
VOUT
7
R2
R23
FIGURE 2. OPA as Series Connection between TA and B.
VCC
The following discussion will deal first with practical cir-
cuits and then with theoretical models. It is based on publi-
cations [5] and [6], and essays [15] and [16], written at the
Institute for Semiconductor Technology of the Darmstadt
Technical College, with the assistance of Diplom Engineer
R.B. Steck.
I
+VIN
VOUT
CONVENTIONAL CIRCUIT TECHNIQUES
Figure 1 illustrates the conventional structure of a feedback
amplifier, including the wide-band operational amplifier
OPA discussed here. As can be seen in Figure 2, this kind of
OPA consists of a differential amplifier TA with high-
impedance output (7) and an impedance converter B inserted
afterwards. The elements R and C function between them,
determining, among other things, the open-loop gain GOL,
slew rate, and bandwidth f–3dB. The circuit techniques of B
are not discussed here, but it could have a structure such as
the push-pull one shown in Figure 3.
I
VEE
FIGURE 3. Buffer with Push-pull Structure.
+SRMAX = I/C
VCC
–SRMAX = I/C
Figure 4 illustrates what is probably the simplest and most
well-known structure of the differential amplifier TA. It can
be seen in Figure 4 that the capacitor C can be charged with
I
C
7
B
R23
3
1
1
2
VIN
+VIN
1
2
3
VOUT
OPA
2
VOUT
R2
R2
R23
2I
VEE
FIGURE 4. Conventional Structure of a Differential
Amplifier.
FIGURE 1. Voltage-Feedback Operational Amplifier.
©1993 Burr-Brown Corporation
AB-179
Printed in U.S.A. May, 1993
bias current I for rising and falling signals. The following
equations result from the positive slew rate SR + max. or
negative rate SR – max:
current-feedback amplifier. Differing input impedances can
result in adverse performance under certain conditions, but
these are not discussed here. The structure’s slew rate
performance shown in Figure 7 is worth noting. In theory,
the transfer current of C is not limited for a rising signal. In
practice, however, a current limitation appears at 10-20-fold
bias current, dependent upon the dimensioning in the current
mirror D1/Tr.4.
∆V
∆t
I
V
SR + max =
SR – max =
=
=
C[s]
∆V
∆t
I
V
C[s]
For sinusiodal signals, the largest signal change occurs at the
zero point. The following equation results:
VCC
+SRMAX = I/C
–SRMAX = I/C
D1
2
SRmax
4
ˆ ˆ
[Hz]; VpO = V
f–3dB
=
) )
( (VpO
2π
√
C
B
7
Because SR + max. ≠ SR – max, a asymmetric limited
frequency response results during large signal modulation.
The cascaded circuit varitations also have current-limited
modulation behavior as shown in Figure 5.
R23
3
1
2
+VIN
1
2
VOUT
R2
2I
I
VCC
VEE
+SRMAX = I/C
2I
–SRMAX = I/C
FIGURE 6. Differential Amplifier with Signal Current
Mirror.
3
VCONST.
+SRMAX ≈ 10I/C
VCC
C
–SRMAX = I/C
D1
B
4
7
I
C
R23
3
B
2
1
7
+VIN
1
2
VOUT
R2
1
2I
I
R23
2
3
1
+VIN
5
VEE
VOUT
R2
I
I
FIGURE 5. Cascaded Differential Amplifier.
VEE
CURRENT FEEDBACK CONCEPT
FIGURE 7. The Current-Feedback Concept.
The introduction of the signal current mirror diode D1/
Transistor Tr.4, as shown in Figure 6, does not yet result in
improvement of the SR behavior, but will prove to be useful
later on. VBE is compensated by Tr.1 according to the
differential amplifier principle with transistor Tr.2. The VBE
compensation of Tr.1 is illustrated in Figure 7, along with
the previously inserted complementary emitter follower Tr.5.
The feedback loop can now be directly connected to the
emitter of Tr.1. The adaptors 1 and 2 are still the inputs of
the differential amplifier. Its impedance has now been
changed.
DIAMOND STRUCTURE
Asymmetric SR performance is caused by the asymmetric
circuit structure. A complementary-symmetric structure, as
shown in Figure 8, attains symmetric SR values at least 10
times higher than those of conventional structures with the
same quiescent current. The analogies to CMOS technology
are worth noting.
Parameters such as frequency response, modulation capabil-
ity, and distortion can be attained with drastically reduced
quiescent current. This advantage plays an important role in
portable devices, simplifies power supply equipment, and
reduces inhouse heating, especially with respect to the de-
velopment of increasingly small devices. The circuit shown
in Figure 8 without B, R2, and R23, is called a Diamond
1 = high impedance
2 = low impedance
The conventional voltage feedback has now become current
feedback. This structure is designated a transimpedance or
2
circuit, and is typical for a current-feedback amplifier. Pro-
cesses such as correct transmission of coded color television
signals require low phase delays dependent upon the signal
modulation. Such phase delays can arise in circuits such as
the one shown in Figure 7 through the voltage-dependent
collector substrate capacity of the Tr.4.
The circuit in Figure 10, for example, delivers the following
as voltage feedback:
GC100kHz = –32dB; GOL100kHz = +52dB
As current feedback, it delivers:
GC100kHz = +5dB; GOL100kHz = +58dB
In the circuit shown in Figure 8, the varicap of the Tr.4 is
largely compensated through the varicap of the complemen-
tary Tr.8. The advantages of the current-feedback concepts,
however, are counterbalanced by several disadvantages.
Another problem is the size of the input voltage offset.
±1mV is typical in circuits with voltage-feedback differen-
tial amplifiers (Figure 6). Current-feedback circuits like the
ones shown in Figures 7 and 8 are typical at ±50mV.
Currently, there is no better serial “matching” between NPN
and PNP transistors. Various suggestions have attained small
offset voltages with circuit variations, but these resulted in
poorer transmission characteristics. Differing early voltages
in NPN and PNP transistors cause different mirroring in D1/
Tr.4 and D2/Tr.8 and thus bring about an output bias current
at point 7. This effect is a general weakness of the Diamond
structure.
Generally stated, applications do exist in which two high-
impedance differential inputs are necessary. Poorer com-
mon-mode gain is a direct result of the unequal inputs.
+SRMAX ≈ 10I/C
VCC
D1
–SRMAX ≈ 10I/C
4
I
C
VOLTAGE FEEDBACK
WITH THE DIAMOND STRUCTURE
B
1
7
7
In order to make the best of the advantages of both ideas, it
now makes sense to combine the Diamond structure and
voltage feedback together in one structure. The current
feedback shown in Figure 8 can be transferred to voltage
feedback illustrated in Figure 9 by inserting the buffer B2.
The desired combination would be attainable with a buffer
which was “ideal” in respect to its amplitude and phase
behavior. The amplitude behavior of the buffer shown in
Figure 3 (with real current source I) reaches this condition
with f–3dB ≈ 3.0 GHz (I = 1.9 mA). The phase delay continues
to be damaged inside the control loop through the lengthen-
ing of the signal delay time by approximately TDB2 ≈ 25ps.
The principle illustrated in Figure 9 is shown in more detail
in Figure 10. The contrasting results of PSPICE simulations
R23
2
3
5
1
6
VOUT
+VIN
R2
I
8
D2
VEE
FIGURE 8. Current-Feedback Amplifier with Diamond
Structure.
VCC
+SRMAX ≈ 10I/C
D1
–SRMAX ≈ 10I/C
4
I
C
B1
1
7
R89
R23
9
2
3
5
1
8
+VIN
B2
6
VOUT
R2
7
I
8
D2
VEE
FIGURE 9. Voltage-Feedback Amplifier with Diamond Structure.
3
conducted with current and voltage feedback are summa-
rized in Figure 11. All simulations were carried out with
fully equipped current sources. To give the user an over-
view, the f–3dB frequencies are illustrated in Figure 12 depen-
dent upon the closed-loop gain for both feedback types. The
relatively low frequency response differences shown here do
not concur with the assertions in many publications about
current-feedback amplifiers. This discrepancy can be ex-
plained by the fact that these articles place an unrealistic
emphasis on the ability of the current-feedback concept—
they maintain that this concept alone brought about the
improved bandwidth. Improved technology and the Dia-
mond structure play a more decisive role than the current-
feedback concept.
The first section of this article deals with the basics of
current and voltage-feedback video operational amplifiers
and their corresponding circuits. These practically oriented
considerations are then followed by extensive theoretical
analysis. The point of departure for the following models is
the performance of Diamond structure with open loop gain
GOL+ as shown in Figures 8 and 10. The measurement circuit
shown in Figure 13 is used for analysis. The results are
presented in Figure 14. The curves follow a simple model up
to f ≈ 300 MHz, formed by the parameters gm, R2, R, and
C. Simple modelling of the amplitude response with R and
C is not enough to describe the phase delay. Through a row
of additional, partially very small RC parts inside the control
loop, more phase delays result than would occur alone with
Buffer B2
VCC
I
I
I
R89
1
2
7
3
+VIN
8
9
VOUT
I
I
I
VEE
R2
R23
FIGURE 10. Developed Voltage-Feedback Amplifier.
40
f–3dB
(GHz)
1.0
0.8
0.6
0.4
vf
20
cf
cf
cf
vf
vf
vf
0
0.2
2
–CGL
(dB)
+CGL
(dB)
16
8
4
2
4
8
16
–20
–40
24 18 12
6
6
12 18 24
FIGURE 12. Bandwidth with Current and Voltage Feedback.
10
30
100
300M
1.0G
3.0G
10G
Frequency (Hz)
FIGURE 11. Closed Gain Progress with Current and Volt-
age Feedback.
4
R and C. An additional phase delay with variation of the
amplitude response is attained through insertion of the delay
time TD. The following equation applies to the delay time of
a RC part:
to form the new current source gm’ (Figure 16). The volt-
age-feedback shown in Figure 16 varies from the current-
feedback model (Figure 17) only in the use (or non-use) of
the buffer in the feedback loop.
T = [arc tg (ωRC)]/ω.
For a better overview, the output conditions, various equa-
tions, and optimal operating conditions are summarized in
Table I. The derivations are described in detail [5].
As already mentioned, if ωRC remains sufficiently small, it
will be T ≈ RC. All of these small time constants are
summarized in the following model to the total delay time
TD. To be able to imagine this concretely, it is important to
remember that small time constants always turn the phase,
but do not necessarily damage the amplitude response con-
sidered here.
R
C
TD
3
–1
VOUT
R23
7
VIN
R
C
+VIN
1
2
gm
gm
1
2
3
TA
B
R89
R2
VOUT
7
8
9
C2
R23
R2
FIGURE 15. Model of a Differential Amplifier Type.
1F
10kΩ
gm = 2I/VT
gm’ = 1/(R2 – 1/gm)
G+OL = VOUT/V+IN = gm’ + R
FIGURE 13. Circuitry for Adjustment of G+
.
R
C
TD
OL
3
–1
7
VOUT
R23
60
0.01
10
+VIN
1
g'm
30
40
2
100
+1
300
20
R2
R89
0
–20
–40
FIGURE 16. Model of the Voltage Feedback.
100
1M
10M
100M
1.0G
10G
Frequency (Hz)
R
C
TD
FIGURE 14. Open-Loop Frequency Response.
3
–1
7
VOUT
R23
DELAY TIME MODEL
+VIN
1
gm'
The circuits with voltage feedback as shown in Figures 4, 5,
6, and 9 are described with the model shown in Figure 15.
The signal inversion of the current mirror in Figures 6 and
9 is viewed in the output buffer with G = –1. The delay time
TD is inserted here. The dependence of the transconductance
gm on the quiescent current I varies according to circuit
structure. In the case shown in Figure 4, for example, gm =
I/2VΤ , while in the more interesting Figures 8 and 9, gm =
2I/VΤ. In the next formal step, the two controlled current
sources gm and the resistor R89 (see Figure 15) are combined
2
R2
FIGURE 17. Model of the Current Feedback.
5
OPTIMAL FREQUENCY
DIFFERENCES BETWEEN
RESPONSE ADJUSTMENT
CURRENT AND VOLTAGE FEEDBACK
The equation for calculation of |AN| and the graphic values
in Figure 18 describe the various operating conditions of the
four amplifier variations. Normally, the optimal adjustment
is installed. This has the following conditions:
GCLMAX is reached for R89 → 0 or R2 || R23 → 0, which is
practically unattainable with current feedback. Current feed-
back usually obtains lower values for GCLMAX with otherwise
comparable parameters. GOL0 is dependent upon GCLO. Am-
plifiers with adjustable GCLO, such as those for gain control,
simultaneously require correction of GOLO. Figure 19 shows
the frequency response differences between current and
voltage feedback according to the delay time model. In the
case of voltage feedback, a change in R2 means a change in
C/gm = 2 kO TD
Internally compensated amplifiers use an integrated com-
pensation capacitor C corresponding to the already men-
tioned condition for the poorest case i.e. the smallest closed
loop gain, for example kO = 1. This method is not well-suited
to the wide-band amplifiers discussed here. The slew rate
and large-signal frequency response are significantly re-
duced through the compensation capacitor. From this adjust-
ment, deviating, i.e. larger, closed-loop gain leads to re-
duced frequency response. Amplifiers adjustable externally
with C allow optimal adjustment with kO, but do not signifi-
cantly improve large-signal performance. Optimal adjust-
ment with gm avoids these disadvantages. One possible
compromise is to insert amplifiers compensated internally
R
89 as well. With current feedback, the gains GCLO and GOLO
are simultaneously adjusted to one another during changes
in R2, which can be an important advantage. Feedback
+
buffers (GCL = +1) have no inverting input. While the
disadvantage Oof the low impedance inverting input of the
current-feedback concept is not significant, here the low
circuit expenditure and quiescent current are important ad-
vantages.
over gm for various closed-loop gain ranges (e.g. GCL
=
30
1-3, 3-10, 10-30). Making the open-loop gain GOL externally
adjustable over gm for optimal frequency response is the
most effective solution. This can be adjusted with R89 using
voltage feedback and with R2/R236 using current feedback.
R2||R23
R89
0.01
5.9
f–3dB
f–3dB
–12
–4
20
10
11.2
25.6
21.5
–2
–1
47.13
74
45.1
74
0
30
20
10
0
–10
–20
–30
780MHz
640MHz
10M
30M
100M
300M
1.0G
3.0G
10G
R89
|AN|opt.
12dB/Okt.
Frequency (Hz)
–10
–20
–30
48
53
70
with internal
C-compensation
5dB/Okt.
FIGURE 19. Model Frequency Response with Current and
Voltage Feedback.
163
470
10M
30M
100M
300M
1.0G
3.0G
10G
Frequency (Hz)
FIGURE 18. Adjustment of the Frequency Response.
DIMENSIONING
Inside the optimal adjustment range, the four amplifier
variations have a bandwidth f–3dB, which is dependent only
upon the additional delay time TD. The bandwidth corre-
sponds to the model and is independent of the closed-loop
gain GCL (Figure 19). The deviations of the model frequency
response (Figure 19) from the simulated frequency response
(Figure 11) result from simplified modelling (see Figure 14).
This performance is not limited to the current feedback and
has become practically visible through technological ad-
vances. The first priority goes to achieving the shortest
possible delay time TD inside the control loop. The second
priority goes to small capacity C due to high slew rate and
wide large-signal frequency response, as well as higher, if
possible closed-loop gain GCLMAX
.
6
FEEDBACK MODE
OPERATION MODE
MODEL CIRCUITRY
VOLTAGE FEEDBACK
NON-INVERTING INVERTING
CURRENT FEEDBACK
NON-INVERTING INVERTING
R
C
R
C
R
C
R
C
TD
TD
TD
TD
VOUT
VOUT
VOUT
VOUT
3
3
3
3
–1
–1
–1
–1
7
7
7
7
+VIN
+VIN
R23
R23
R23
R23
gm'
gm'
gm'
gm'
1
1
1
1
2
2
2
2
+1
+1
R2
R2
R2
R2
–VIN
–VIN
GC+LO = 1 / k0+ = 1+ R23 / R2
GC+L = VOUT / VI+N
GC+LO = 1 / k0+ = 1+ R23 / R2
GC+L = VOUT / VI+N
GC–LO = 1 / k0– = 1+ R23 / R2
GC–L = VOUT / VI–N
GC–LO = 1 / k0– = 1+ R23 / R2
GC–L = VOUT / VI–N
CLOSED-LOOP GAIN DC
CLOSED-LOOP GAIN AC
GO– L0 = g′ R; GOL = g′ / ωC | f >1MHz
OPEN-LOOP GAIN DC & AC
TRANSCONDUCTANCE
m
m
gm = 2 I / VT; TC = C / g′
m
ABBREVIATIONS
OPERATING
TRANSCONDUCTANCE
g′ = 1 / (R2 / /R23 +1 / gm
)
g′ = 1 / (R89 + 2 / g′ )
m
m
m
VIN = VI+N; GCL = GC+L; GCLO = GC+LO = GC–LO +1; k0 = k0+ = k0– / (k0– +1)
AGREEMENTS
(VIN – V2 ) / V7 = jωC / g′ ; V2 = k0 VOUT; VOUT = V7 exp(– jωTD
)
OUTPUT EQUATIONS
m
GCL = [k0 – ωTC sin(ωTD ) + jωTC cos(ωTD )]–1/2
CLOSED-LOOP
GAIN COMPLEX
CLOSED-LOOP
GAIN (Amount)
2
GCL = [k20 + (ωTC
)
– 2k0ωTC sin(ωTD )]–1/2
sin(ωTD ) ≈ ωTD – (ωTD
GCL = [k20 + TC (TC – 2k0TD )ω2 + k0TCT3D ω4 / 3]–1/2
)
3 / 6
APPROXIMATION
AMOUNT OF NORMALIZED
CLOSED-LOOP GAIN
–1/2
TCT3D
3k0
GCL
TC
k20
AN
=
=
1+
(TC – 2k0TD )ω2
+
ω4
GCLO
GCLO
2
C
GCLO
CONDITIONS FOR OPTIMIZED
FREQUENCY RESPONSE
TC – 2k0TD = 0; TD
=
=
g′
4πf GOL
m
AMOUNT OF OPTIMIZED
CLOSED-LOOP GAIN
GCL
= [k20 + k0TCT3D ω4 / 3]–1/2
OPT
–1/2
–1/2
AMOUNT OF NORMALIZED
OPTIMIZED CLOSED-LOOP
GAIN
GCL
C / g′
2
T3Dω4
=
1+ TD4 ω4
OPT
m
AN
=
=
1+
OPT
GCLO
3k0
3
AMPLIFIER
CHARACTERISTIC VALUES
I; R; C; TD
R89
R89
BLOCK DIAGRAM
8
8
+VIN
+VIN
1
2
1
2
1
1
VOUT
VOUT
VOUT
VOUT
9
9
VFA
VFA
CFA
R23
CFA
3
3
3
3
2
2
R2
R23
R2
R23
R2
R2
–VIN
R23
–VIN
OPEN-LOOP GAIN DC FOR
OPTIMIZED FREQUENCY
RESPONSE
RC
RC
RC
RC
GOL0 = GC+L0
GOL0 = (GC–L0 +1)
GOL0 = GC+L0
GOL0 = (GC–L0 +1)
2TD
2TD
2TD
2TD
2TD
VT
2I
2TD
VT
– (GC–LO +1)
2TD
VT
2TD
VT
2I
ADJUSTMENT FOR OPTIMAL
FREQUENCY RESPONSE
R23
R23
=
≈
– GC+LO
R23
R23
=
≈
R89
R89
=
≈
–
R89
R89
=
≈
–
(GC–LO +1)C
I
GC+LO
C
C
I
C
C
2TD
GC+LO
2TD
(GC–LO +1)C
2TD
C
2TD
C
METHOD OF APPROXIMATION
FOR GCLO ➞ 1
2I TD
2I TD
4I TD
4I TD
GC–LO max
= –1
MAX ATTAINABLE OPTIMIZED
CLOSED-LOOP GAIN
GC–LO max
=
–1
GC+LO max
=
GC+LO max
=
VT
C
VT C
VT
C
VT C
BANDWIDTH OF THE
OPTIMIZED RESPONSE
f–3dB = 0.176/TD
TABLE I. Summary of the Basis and Result of the Delay Time Model.
7
LITERATURE
[9] Nelson, D.;
US-Patent, No. 4 502 020; Feb. 26, ’85
[1] Friedrich, H.;
Elektronik 87,vol. 26
Das Zauberwort heißt Transimpedanz-Verstärker
(The Magic Word is Transimpedance Amplifiers)
[10] Nelson, D.;
US-Patent, No. 4 628 279, Dec. 9, ’86
[11] Nelson, D.;
US-Patent, No. 4 713 628; Dec. 15, ’87
[2] Goodenough, F.;
Electronic Design 87, April 16, pp. 59…
[12] Palmer, W.;
Electronics 88, Jan. 7,pp. 151…
Transimpedance amps: fast yet accurate
[13] Saller, K.;
US-Patent, No. 4 639 685, Jan. 27, ’87
[14] Shattock, R.;
[3] Goodenough, F.;
Electronic Design 87, Oct. 29, pp. 67…
Exotic ICs put 200MHz signals, 15ns settling in
everyday jobs
[4] Goodenough, F.;
Electronic Design 88, vol. 2, pp. 29…
A slew of new high performance op amps shatters
speed limits
Electronic Engineering 86, Mar., pp. 59…
A novel design approach to high frequency op amps
[15] Schwehr, S.; Sibrai, A.;
[5] Lehmann, K.;
Studienarbeit p. 48, TH Darmstadt 88, Inst. f.
Halbleitertechnik Entwurf und Layouterstellung eines
Video-Operationsverstärkers in komplementärer
Bipolartechnologie. (Design and Layout of a Video
Operational Amplifier in Complementary Bipolar
Technology)
Elektronik 80, vol. 24, pp. 101…
Berechnung des Frequenzganges von Video-
Operationsverstärkern (Calculation of the Frequency
Response of Video Operational Amplifiers)
[6] Lehmann, K.;
Elektronik 80, vol. 26, pp. 81…
Schaltungstechnik von Video Operationsverstärkern
(Circuit Techniques with Video Operational
Amplifiers)
[16] Sibrai, A.;
Diplomarbeit D56, TH-Darmstadt 1/89,
Inst. f. Halbleitertechnik
Makromodellierung von Video-Operationsverstärkern
in komplementärer Bipolartechnologie (Macro Model
of Video Operational Amplifiers in Complementary
Bipolar Techonolgy)
[7] Moser, K.D.;
eee-Bauelemente 87,vol. 23, pp. 22…
Neuartige Operationsverstärker (New Kinds of
Operational Amplifiers)
[17] Yee, S.;
[8] Nelson, D.;
US-Patent, No. 3 418; Dec. 24, ’68
US-Patent, No. 4 358 739, Nov. 9,’82
8
相关型号:
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明