AT25128N-10SA-5.0C [ETC]
SERIAL EEPROM|16KX8|CMOS|SOP|8PIN|PLASTIC ; 串行EEPROM | 16KX8 | CMOS |专科| 8PIN |塑料\n
| 型号： | AT25128N-10SA-5.0C |
| 厂家： | 
ETC |
| 描述： | SERIAL EEPROM|16KX8|CMOS|SOP|8PIN|PLASTIC
|
| 文件： | 总18页 (文件大小：272K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Serial Peripheral Interface (SPI) Compatible
• Supports SPI Modes 0 (0,0) and 3 (1,1)
• Medium-voltage and Standard-voltage Operation
– 5.0 (VCC = 4.5V to 5.5V)
– 2.7 (VCC = 2.7V to 5.5V)
• 3 MHz Clock Rate
• 64-byte Page Mode and Byte Write Operation
• Block Write Protection
– Protect 1/4, 1/2, or Entire Array
• Write Protect (WP) Pin and Write Disable Instructions for
both Hardware and Software Data Protection
• Self-timed Write Cycle (5 ms Typical)
• High-reliability
– Endurance: 100,000 Write Cycles
– Data Retention: >200 Years
• 8-pin PDIP, 8-pin JEDEC SOIC and 8-pin EIAJ SOIC Packages
SPI Serial
Automotive
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
Description
The AT25128/256 provides 131,072/262,144 bits of serial electrically-erasable pro-
grammable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits
each. The device is optimized for use in many industrial and commercial applications
where low-power and low-voltage operation are essential. The devices are available in
space saving 8-pin PDIP (AT25128/256), 8-pin JEDEC SOIC (AT25128) and 8-pin
EIAJ SOIC (AT25256) packages. In addition, the entire family is available in 5.0V
AT25128
AT25256
(4.5V to 5.5V) and 2.7V (2.7V to 5.5V) versions.
Continued
Pin Configurations
8-pin PDIP
Pin Name
Function
CS
Chip Select
CS
SO
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
SCK
SI
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
WP
GND
SO
GND
VCC
WP
8-pin SOIC
Power Supply
Write Protect
Suspends Serial Input
No Connect
CS
SO
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
WP
HOLD
NC
GND
DC
Don't Connect
Rev. 3262A–SEEPR–02/02
The AT25128/256 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of Serial Data
Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no sep-
arate ERASE cycle is required before WRITE.
BLOCK WRITE protection is enabled by programming the status register with top ¼, top ½ or entire array of write protec-
tion. Separate program enable and program disable instructions are provided for additional data protection. Hardware data
protection is provided via the WP pin to protect against inadvertent write attempts to the status register. The HOLD pin may
be used to suspend any serial communication without resetting the serial sequence.
Absolute Maximum Ratings*
Operating Temperature.................................. -55°C to +125°C
*NOTICE:
Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other condi-
tions beyond those indicated in the operational sec-
tions of this specification is not implied. Exposure to
absolute maximum rating conditions for extended
periods may affect device reliability.
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
Block Diagram
16384/32768x8
2
AT25128/256
3262A–SEEPR–02/02
AT25128/256
Pin Capacitance(1)
Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted).
Symbol
COUT
CIN
Test Conditions
Max
8
Units
pF
Conditions
VOUT = 0V
VIN = 0V
Output Capacitance (SO)
Input Capacitance (CS, SCK, SI, WP, HOLD)
6
pF
Note:
1. This parameter is characterized and is not 100% tested.
DC Characteristics
Applicable over recommended operating range from TA = -40°C to +125°C, VCC = +2.7V to +5.5V
Symbol
VCC1
Parameter
Test Condition
Min
2.7
4.5
Typ
Max
5.5
5.5
3.0
Units
V
Supply Voltage
Supply Voltage
Supply Current
VCC2
V
ICC1
VCC = 5.0V at 1 MHz, SO = Open, Read
2.0
3.0
mA
VCC = 5.0V at 2 MHz,
SO = Open, Read, Write
ICC2
Supply Current
5.0
mA
ISB1
ISB2
IIL
Standby Current
Standby Current
Input Leakage
VCC = 2.7V, CS = VCC
VCC = 5.0V, CS = VCC
VIN = 0V to VCC
0.2
2.0
2.0
5.0
µA
µA
µA
µA
V
-3.0
-3.0
3.0
IOL
Output Leakage
Input Low-voltage
Input High-voltage
Output Low-voltage
Output High-voltage
VIN = 0V to VCC
3.0
(1)
VIL
-1.0
VCC x 0.3
VCC + 0.5
0.4
(1)
VIH
VCC x 0.7
V
VOL1
VOH1
I
OL = 3.0 mA
V
4.5 ≤ VCC ≤ 5.5V
IOH = -1.6 mA
VCC - 0.8
V
Note:
1. VIL and VIH max are reference only and are not tested.
3
3262A–SEEPR–02/02
AC Characteristics
Applicable over recommended operating range from TA = -40°C to +125°C, VCC = As Specified,
CL = 1 TTL Gate and 100 pF (unless otherwise noted).
Symbol
Parameter
Voltage
Min
Max
Units
4.5 - 5.5
2.7 - 5.5
0
0
3.0
2.1
fSCK
SCK Clock Frequency
MHz
4.5 - 5.5
2.7 - 5.5
2
2
tRI
Input Rise Time
Input Fall Time
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.5 - 5.5
2.7 - 5.5
2
2
tFI
4.5 - 5.5
2.7 - 5.5
150
200
tWH
tWL
tCS
tCSS
tCSH
tSU
tH
SCK High Time
SCK Low Time
4.5 - 5.5
2.7 - 5.5
150
200
4.5 - 5.5
2.7 - 5.5
250
250
CS High Time
4.5 - 5.5
2.7 - 5.5
100
250
CS Setup Time
CS Hold Time
4.5 - 5.5
2.7 - 5.5
150
250
4.5 - 5.5
2.7 - 5.5
30
50
Data In Setup Time
Data In Hold Time
Hold Setup Time
Hold Hold Time
Output Valid
4.5 - 5.5
2.7 - 5.5
50
50
4.5 - 5.5
2.7 - 5.5
100
100
tHD
tCD
tV
4.5 - 5.5
2.7 - 5.5
200
300
4.5 - 5.5
2.7 - 5.5
0
0
150
200
4.5 - 5.5
2.7 - 5.5
0
0
tHO
Output Hold Time
Hold to Output Low Z
Hold to Output High Z
Output Disable Time
4.5 - 5.5
2.7 - 5.5
0
0
100
200
tLZ
tHZ
4.5 - 5.5
2.7 - 5.5
100
200
4.5 - 5.5
2.7 - 5.5
200
250
tDIS
4.5 - 5.5
2.7 - 5.5
5
10
tWC
Write Cycle Time
ms
Endurance(1)
5.0V, 25°C, Page Mode
100K
Write Cycles
Note:
1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.
4
AT25128/256
3262A–SEEPR–02/02
AT25128/256
Serial Interface
Description
MASTER: The device that generates the serial clock.
SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25128/256
always operates as a slave.
TRANSMITTER/RECEIVER: The AT25128/256 has separate pins designated for data
transmission (SO) and reception (SI).
MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE: After the device is selected with CS going low, the first byte will
be received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the
AT25128/256, and the serial output pin (SO) will remain in a high impedance state until
the falling edge of CS is detected again. This will reinitialize the serial communication.
CHIP SELECT: The AT25128/256 is selected when the CS pin is low. When the device
is not selected, data will not be accepted via the SI pin, and the serial output pin (SO)
will remain in a high impedance state.
HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25128/256.
When the device is selected and a serial sequence is underway, HOLD can be used to
pause the serial communication with the master device without resetting the serial
sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought high while the SCK pin is low
(SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low and WPEN bit is “1”, all write opera-
tions to the status register are inhibited. WP going low while CS is still low will interrupt a
write to the status register. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the status register. The WP pin
function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25128/256 in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
5
3262A–SEEPR–02/02
SPI Serial Interface
AT25128/256
Functional
Description
The AT25128/256 is designed to interface directly with the synchronous serial periph-
eral interface (SPI) of the 6800 type series of microcontrollers.
The AT25128/256 utilizes an 8-bit instruction register. The list of instructions and their
operation codes are contained in Table 1. All instructions, addresses, and data are
transferred with the MSB first and start with a high-to-low CS transition..
Table 1. Instruction Set for the AT25128/256
Instruction Name
WREN
Instruction Format
0000 X110
Operation
Set Write Enable Latch
Reset Write Enable Latch
Read Status Register
Write Status Register
Read Data from Memory Array
Write Data to Memory Array
WRDI
0000 X100
RDSR
0000 X101
WRSR
0000 X001
READ
0000 X011
WRITE
0000 X010
6
AT25128/256
3262A–SEEPR–02/02
AT25128/256
WRITE ENABLE (WREN): The device will power-up in the write disable state when VCC
is applied. All programming instructions must therefore be preceded by a Write Enable
instruction.
WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write
Disable instruction disables all programming modes. The WRDI instruction is indepen-
dent of the status of the WP pin.
READ STATUS REGISTER (RDSR): The Read Status Register instruction provides
access to the status register. The READY/BUSY and Write Enable status of the device
can be determined by the RDSR instruction. Similarly, the Block Write Protection
bits indicate the extent of protection employed. These bits are set by using the WRSR
instruction
.
Table 2. Status Register Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
WPEN
X
X
X
BP1
BP0
WEN
RDY
Table 3. Read Status Register Bit Definition
Bit
Definition
Bit 0 (RDY)
Bit 0 = 0 (RDY) indicates the device is READY.
Bit 0 = 1 indicates the write cycle is in progress.
Bit 1 (WEN)
Bit 1 = 0 indicates the device is not WRITE ENABLED. Bit 1 = 1 indicates
the device is WRITE ENABLED.
Bit 2 (BP0)
Bit 3 (BP1)
See Table 4.
See Table 4.
Bits 4 - 6 are 0s when device is not in an internal write cycle.
Bit 7 (WPEN) See Table 5.
Bits 0 - 7 are 1s during an internal write cycle.
WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select
one of four levels of protection. The AT25128/256 is divided into four array segments.
Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of
the data within any selected segment will therefore be READ only. The block write pro-
tection levels and corresponding status register control bits are shown in Table 4.
The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties
and functions as the regular memory cells (e.g. WREN, tWC, RDSR).
Table 4. Block Write Protect Bits
Status Register Bits
Array Addresses Protected
Level
0
BP1
BP0
AT25128
None
AT25256
None
0
0
1
1
0
1
0
1
1(1/4)
2(1/2)
3(All)
3000 - 3FFF
2000 - 3FFF
0000 - 3FFF
6000 - 7FFF
4000 - 7FFF
0000 - 7FFF
7
3262A–SEEPR–02/02
The WRSR instruction also allows the user to enable or disable the write protect (WP)
pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is
enabled when the WP pin is low and the WPEN bit is “1”. Hardware write protection is
disabled when either the WP pin is high or the WPEN bit is “0.” When the device is hard-
ware write protected, writes to the Status Register, including the Block Protect bits and
the WPEN bit, and the block-protected sections in the memory array are disabled.
Writes are only allowed to sections of the memory which are not block-protected.
NOTE: When the WPEN bit is hardware write protected, it cannot be changed back to
“0”, as long as the WP pin is held low.
Table 5. WPEN Operation
Protected
Blocks
Unprotected
Blocks
Status
Register
WPEN
WP
X
WEN
0
0
1
1
X
X
0
1
0
1
0
1
Protected
Protected
Protected
Protected
Protected
Protected
Protected
Writable
Protected
Writable
Protected
Writable
Protected
Writable
X
Low
Low
High
High
Protected
Protected
Protected
Writable
READ SEQUENCE (READ): Reading the AT25128/256 via the SO (Serial Output) pin
requires the following sequence. After the CS line is pulled low to select a device, the
READ op-code is transmitted via the SI line followed by the byte address to be read
(Refer to Table 6). Upon completion, any data on the SI line will be ignored. The data
(D7 - D0) at the specified address is then shifted out onto the SO line. If only one byte is
to be read, the CS line should be driven high after the data comes out. The READ
sequence can be continued since the byte address is automatically incremented and
data will continue to be shifted out. When the highest address is reached, the address
counter will roll over to the lowest address allowing the entire memory to be read in one
continuous READ cycle.
WRITE SEQUENCE (WRITE): In order to program the AT25128/256, two separate
instructions must be executed. First, the device must be write enabled via the Write
Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also,
the address of the memory location(s) to be programmed must be outside the protected
address field location selected by the Block Write Protection Level. During an internal
write cycle, all commands will be ignored except the RDSR instruction.
A Write Instruction requires the following sequence. After the CS line is pulled low to
select the device, the WRITE op-code is transmitted via the SI line followed by the byte
address and the data (D7 - D0) to be programmed (Refer to Table 6). Programming will
start after the CS pin is brought high. (The LOW-to-High transition of the CS pin must
occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.
The READY/BUSY status of the device can be determined by initiating a READ STA-
TUS REGISTER (RDSR) Instruction. If Bit 0 = 1, the WRITE cycle is still in progress. If
Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction
is enabled during the WRITE programming cycle.
8
AT25128/256
3262A–SEEPR–02/02
AT25128/256
The AT25128/256 is capable of a 64-byte PAGE WRITE operation. After each byte of
data is received, the six low order address bits are internally incremented by one; the
high order bits of the address will remain constant. If more than 64 bytes of data are
transmitted, the address counter will roll over and the previously written data will be
overwritten. The AT25128/256 is automatically returned to the write disable state at the
completion of a WRITE cycle.
NOTE: If the device is not Write enabled (WREN), the device will ignore the Write
instruction and will return to the standby state, when CS is brought high. A new CS fall-
ing edge is required to re-initiate the serial communication.
Table 6. Address Key
Address
AN
AT25128
A13 - A0
A15 - A14
AT25256
A14 - A0
A15
Don’t Care Bits
9
3262A–SEEPR–02/02
Timing Diagrams (for SPI Mode 0 (0, 0))
Synchronous Data Timing
tCS
VIH
CS
VIL
tCSH
tCSS
VIH
tWH
tWL
SCK
VIL
tSU
tH
VIH
VIL
SI
VALID IN
tHO
tDIS
tV
VOH
VOL
HI-Z
HI-Z
SO
WREN Timing
WRDI Timing
10
AT25128/256
3262A–SEEPR–02/02
AT25128/256
RDSR Timing
CS
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14
SCK
SI
INSTRUCTION
DATA OUT
HIGH IMPEDANCE
7
6
5
4
3
2
1
0
SO
MSB
WRSR Timing
READ Timing
11
3262A–SEEPR–02/02
WRITE Timing
HOLD Timing
CS
tCD
tCD
SCK
tHD
tHD
HOLD
SO
tHZ
tLZ
12
AT25128/256
3262A–SEEPR–02/02
AT25128/256
AT25128 Ordering Information
tWC (max)
ICC (max)
ISB (max)
fMAX
(ms)
(µA)
(µA)
(kHz)
Ordering Code
Package
Operation Range
5
5000
2000
5.0
2.0
3000
2100
AT25128-10PA-5.0C
AT25128N-10SA-5.0C
8P3
8S1
Automotive
(-40°C to 125°C)
10
AT25128-10PA-2.7C
AT25128N-10SA-2.7C
8P3
8S1
Automotive
(-40°C to 125°C)
Package Type
8P3
8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
Options
8S1
-5.0
-2.7
Standard Device (4.5V to 5.5V)
Low-voltage (2.7V to 5.5V)
13
3262A–SEEPR–02/02
AT25256 Ordering Information
tWC (max)
ICC (max)
ISB (max)
fMAX
(ms)
(µA)
(µA)
(kHz)
Ordering Code
Package
Operation Range
5
5000
2000
5.0
2.0
3000
2100
AT25256-10PA-5.0C
8P3
8S2
Automotive
AT25256W-10SA-5.0C
(-40°C to 125°C)
10
AT25256-10PA-2.7C
8P3
8S2
Automotive
AT25256W-10SA-2.7C
(-40°C to 125°C)
Package Type
8P3
8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)
8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
Options
8S2
-5.0
-2.7
Standard Device (4.5V to 5.5V)
Low-voltage (2.7V to 5.5V)
14
AT25128/256
3262A–SEEPR–02/02
AT25128/256
Packaging Information
8P3 – PDIP
E
1
E1
N
Top View
c
eA
End View
COMMON DIMENSIONS
(Unit of Measure = inches)
D
e
MIN
MAX
NOM
NOTE
SYMBOL
D1
A2 A
A
0.210
0.195
0.022
0.070
0.045
0.014
0.400
2
A2
b
0.115
0.014
0.045
0.030
0.008
0.355
0.005
0.300
0.240
0.130
0.018
0.060
0.039
0.010
0.365
5
6
6
b2
b3
c
D
3
3
4
3
b2
L
D1
E
b3
4 PLCS
0.310
0.250
0.325
0.280
b
E1
e
0.100 BSC
0.300 BSC
0.130
Side View
eA
L
4
2
0.115
0.150
Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02
TITLE
DRAWING NO.
REV.
2325 Orchard Parkway
San Jose, CA 95131
8P3, 8-lead, 0.300" Wide Body, Plastic Dual
In-line Package (PDIP)
8P3
B
R
15
3262A–SEEPR–02/02
8S1 – JEDEC SOIC
1
3
2
H
N
Top View
e
B
A
D
COMMON DIMENSIONS
(Unit of Measure = mm)
Side View
MIN
–
MAX
1.75
0.51
0.25
5.00
4.00
NOM
NOTE
SYMBOL
A
B
C
D
E
e
–
A2
L
–
–
–
–
–
–
–
–
1.27 BSC
E
H
L
–
–
–
–
6.20
1.27
End View
Note:
This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc.
10/10/01
TITLE
DRAWING NO.
REV.
2325 Orchard Parkway
San Jose, CA 95131
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
8S1
A
R
Small Outline (JEDEC SOIC)
16
AT25128/256
3262A–SEEPR–02/02
AT25128/256
8S2 – EIAJ SOIC
1
H
N
Top View
e
b
A2
D
COMMON DIMENSIONS
(Unit of Measure = mm)
Side View
MIN
1.01
0.05
0.35
0.10
MAX
4.00
0.25
0.51
0.35
6.05
6.22
8.89
0.80
NOM
1.70
0.15
NOTE
SYMBOL
A2
A1
b
A1
5
5
C
D
E
L
E
5.08
5.22
8.42
5.02
7.62
0.25
2, 3
4
End View
H
L
e
1.27 BSC
Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
2. Mismatch of the upper and lower dies and resin burrs aren't included.
3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
4. Determines the true geometric position.
5. Values b,C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm.
1/9/02
TITLE
DRAWING NO.
REV.
8S2, 8-lead, 0.209" Body, Plastic Small
Outline Package (EIAJ)
2325 Orchard Parkway
San Jose, CA 95131
8S2
A
R
17
3262A–SEEPR–02/02
Atmel Headquarters
Atmel Operations
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600
Memory
RF/Automotive
Atmel Corporate
Atmel Heilbronn
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340
Europe
Atmel SarL
Microcontrollers
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Atmel Corporate
Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314
FAX 1(719) 540-1759
Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
ASIC/ASSP/Smart Cards
Atmel Rousset
FAX (852) 2722-1369
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
FAX 1(719) 540-1759
Atmel Smart Card ICs
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
© Atmel Corporation 2002.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems.
ATMEL® is a registered trademark of Atmel.
Terms and product names in this document may be trademarks of others.
Printed on recycled paper.
3262A–SEEPR–02/02
xM
相关型号：
©2020 ICPDF网 联系我们和版权申明