EDI8L32256V-AC [ETC]

TMS320C3000. TMS320C4000 Families ; TMS320C3000 。 TMS320C4000家庭\n
EDI8L32256V-AC
型号: EDI8L32256V-AC
厂家: ETC    ETC
描述:

TMS320C3000. TMS320C4000 Families
TMS320C3000 。 TMS320C4000家庭\n

文件: 总10页 (文件大小:511K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
n 256Kx32 bit CMOS Static  
The EDI8L32256V is a high speed, 3.3 volt, 8 megabit SRAM.  
The device is available with access times of 12, 15, 17 and  
20ns, allowing the creation of a no wait state DSP memory  
solution.  
n DSP Memory Solution  
• ADSP - 21060L (SHARC)  
• ADSP - 21062L (SHARC)  
The device can be configured as a 256Kx32 and used to  
create a single chip external data memory solution for Texas  
Instruments' TMS320LC31 (figure 3), or Analog Device's  
SHARCTM DSP (figure 4).  
• TMS320LC31  
n Random Access Memory Array  
• Fast Access Times: 12, 15, 17 and 20ns  
• Individual Byte Enables  
Alternatively the device's chip enables can be used to con-  
figure it as a 512Kx16. A 512Kx48 program memory array  
for Analog's SHARC DSP is created using three devices (fig-  
ure 5). If this memory is too deep, two 256Kx24s  
(EDI8L24256V) can be used to create a 256Kx48 array or  
two 128Kx24s (EDI8L24128V) can be used to create a  
128Kx48 array.  
• User Configurable Organization  
with Minimal Additional Logic  
• Master Output Enable and Write Control  
• TTL Compatible Inputs and Outputs  
• Fully Static, No Clocks  
The device provides a 32ꢀ space savings when compared  
to two monolithic 256Kx16, 44 pin SOJs.  
n Surface Mount Package  
The device provides a memory upgrade of the EDI8L32128V  
(128Kx32). For more memory the device can be upgraded  
to the EDI8L32512V (512Kx32). For additional upgrade in-  
formation see figure 6.  
• 68 Lead PLCC, No. 99 JEDEC MO-47AE  
• Small Footprint, 0.990 Sq. In.  
• Multiple Ground Pins for Maximum Noise Immunity  
n Single 3.3V ( 5ꢀ) Supply Operation  
NOTE: Solder Reflow temperature should not exceed 260°C for 10 seconds.  
AØ-A17  
EØ-E1  
BSØ-BS3  
W
Address Inputs  
Chip Enables (One per Word)  
Byte Selects (One per Byte)  
Master Write Enable  
Master Output Enable  
Common Data Input/Output  
Power (3*3V±5%)  
G
DQØ-DQ31  
VCC  
VSS  
Ground  
NC  
No Connection  
March, 1998 Rev. 2  
ECO# 10135  
White Electronic Designs Corporation • Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
Parameter  
Sym  
VCC  
VSS  
VIH  
VIL  
Min  
Typ  
Max  
Units  
V
Voltage on any pin relative to VSS  
Operating Temperature TA (Ambient)  
Commercial  
-0.5V to 4.6V  
Supply Voltage  
Supply Voltage  
Input High Voltage  
Input Low Voltage  
3.135 3.3  
3.465  
0
0
0
V
0°C to + 70°C  
-40°C to +85°C  
-55°C to +125°C  
1.7 Watts  
2.2  
-0.3  
--  
--  
VCC+0.3  
0.8  
V
Industrial  
V
Storage Temperature  
Power Dissipation  
Output Current.  
20 mA  
Junction Temperature, TJ  
175°C  
*Stress greater than those listed under "Absolute Maximum Ratings" may cause  
permanent damage to the device. This is a stress rating only and functional  
operation of the device at these or any other conditions greater than those  
indicated in the operational sections of this specification is not implied.  
Exposure to absolute maximum rating conditions for extended periods may  
affect reliability.  
Parameter  
Sym  
CA  
Max  
20  
10  
6
Unit  
pF  
pF  
pF  
pF  
Address Lines  
Data Lines  
CD/Q  
W, G  
E, BS  
Write & Output Enable Lines  
Chip Enable Lines/Byte Select  
9
E
H
W
X
G
X
BSØ-3 Mode  
Output  
High Z  
Power  
ICC2,ICC3  
X
X
H
L
Standby  
L
L
L
L
H
X
H
L
H
X
L
Output Disable  
Output Disable  
Read  
High Z  
High Z  
DOUT  
DIN  
ICC1  
ICC1  
ICC1  
ICC1  
X
L
Write  
X Means Don't Care  
White Electronic Designs Corporation • Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
DC ELECTRICAL CHARACTERISTICS  
Parameter  
Sym  
Conditions  
Min  
Max  
12/15  
Units  
ns  
mA  
17/20  
440  
Operating Power Supply Current ICC1  
W= VIL, II/O = 0mA,  
Min Cycle  
E ³ VIH, VIN £ VIL or  
VIN ³ VIH, f=ØMHz  
E ³ VCC-0.2V  
480  
100  
20  
Standby (TTL) Supply Current  
Full StandbySupply Current  
ICC2  
ICC3  
100  
20  
mA  
mA  
VIN ³ VCC-0.2V or  
VIN £ 0.2V  
VIN = 0V to VCC  
V I/O = 0V to VCC  
IOH = -4.0mA  
Input Leakage Current  
Output Leakage Current  
Output High Volltage  
Output Low Voltage  
ILI  
ILO  
VOH  
VOL  
10  
10  
10  
10  
µA  
µA  
V
2.4  
IOL = 8.0mA  
0.4  
0.4  
V
Input Pulse Levels  
Input Rise and Fall Times  
VSS to 3.0V  
5ns  
Input and Output Timing Levels  
Output Load  
1.5V  
Figure 1  
(note: For TEHQZ,TGHQZ and TWLQZ, see figure 2)  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
Read Cycle Time  
Address Access Time  
Chip Enable Access Time  
Byte Select Access Time  
Chip Enable to Output in Low Z (1)  
Byte Select to Output in Low Z  
Chip Disable to Output in High Z (1)  
Byte Select to Output in High Z  
Output Hold from Address Change  
Output Enable to Output Valid  
Output Enable to Output in Low Z (1)  
TAVAV  
TAVQV  
TELQV  
TBLQX  
TELQX  
TBLQX  
TEHQZ  
TBHQZ  
TAVQX  
TGLQV  
TGLQX  
TRC  
TAA  
TACS  
TBLZ  
TCLZ  
TBLZ  
TCHZ  
TBHZ  
TOH  
TOE  
12  
15  
17  
20  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
12  
12  
12  
15  
15  
15  
17  
17  
17  
20  
20  
20  
3
3
3
3
3
3
3
3
7
7
8
8
8
8
10  
10  
3
2
3
2
3
2
3
2
5
4
6
5
8
6
10  
8
TOLZ  
TOHZ  
Output Disable to Output in High Z(1) TGHQZ  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
ACCHARACTERTISTICS-WRITECYCLE  
Symbol  
JEDEC  
TAVAV  
TELWH  
TELEH  
TBLWH  
TAVWL  
TAVEL  
12ns  
Min Max  
15ns  
Min Max  
17ns  
Min Max  
20ns  
Min Max Units  
Parameter  
Write Cycle Time  
Chip Enable to End of Write  
Alt.  
TWC  
TCW  
TCW  
TBW  
TAS  
12  
8
8
8
0
0
9
9
9
9
0
0
0
0
15  
12  
12  
12  
0
17  
10  
10  
10  
0
20  
15  
15  
15  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Byte Select to End of Write  
Address Setup Time  
TAS  
0
0
0
Address Valid to End of Write  
Write Pulse Width  
TAVWH  
TAVEH  
TWLWH  
TWLEH  
TWHAX  
TEHAX  
TWHDX  
TEHDX  
TWLQZ  
TDVWH  
TDVEH  
TAW  
TAW  
TWP  
TWP  
TWR  
TWR  
TDH  
TDH  
TWHZ  
TDW  
TDW  
TWLZ  
12  
12  
12  
12  
0
12  
12  
12  
12  
0
15  
15  
15  
15  
0
Write Recovery Time  
Data Hold Time  
0
0
0
0
8
8
2
0
0
0
0
8
8
2
0
0
0
0
Write to Output in High Z (1)  
Data to Write Time  
0
5
5
2
5
6
7
7
10  
10  
2
Output Active from End of Write (1) TWHQX  
Note 1: Parameter guaranteed, but not tested.  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
Package No. 99  
68 Lead PLCC JEDEC  
MO-47AE  
Weight = 4.2g  
Theta JA = 40°C/W  
Theta Jc = 15°C/W  
Part Number  
Speed  
(ns)  
12  
Package  
No.  
99  
Part Number  
Speed  
(ns)  
15  
Package  
No.  
EDI8L32256V12AC  
EDI8L32256V15AC  
EDI8L32256V17AC  
EDI8L32256V20AC  
EDI8L32256V15AI  
EDI8L32256V17AI  
EDI8L32256V20AI  
99  
15  
99  
17  
99  
17  
99  
20  
99  
20  
99  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
Figure 3 - Interfacing the Texas Instruments TMS320LC31  
with the EDI8L32256V (256K x 32)  
Primary Address Bus  
EDI8L32256V  
A23 - A0  
A17  
}
A16  
A15  
A14  
A13  
A12  
A
D
D
R
E
S
DQ31  
DQ30  
DQ29  
DQ28  
DQ27  
Texas Instruments  
D
A
T
A
TMS320LC31  
S
B
U
S
A3  
A2  
A1  
A0  
B
U
S
E0\ and E1\ may be tied to GND  
or connected to STRB\. Tying E0\  
and E1\ to GND will prevent device  
from entering standby mode.  
DQ4  
DQ3  
DQ2  
DQ1  
DQ0  
E0\  
E1\  
BS0\  
BS1\  
BS2\  
BS3\  
STRB\  
R/W\  
W\  
G\  
Primary Databus  
D31 - D0  
Figure 4 - Interfacing the Analog SHARC DSP w/ the EDI8L32256V  
(256K x 32 Array)  
A31 - A0  
A0 - A17  
E0\  
Analog Devices  
ADSP-2106xL  
MS0\  
MS1\  
WR\  
RD\  
E1\  
EDI8L32256V  
(Configured as 256Kx32)  
BS0\  
BS1\  
BS2\  
BS3\  
W\  
G\  
DQ0 - DQ31  
D47 - D0  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
Figure 5 - Interfacing the Analog SHARC DSP w/ the EDI8L32256V  
(512K x 48 Array)  
EDI8L32256V  
A17 - A0  
E0\  
DQ31  
(Configured as 512Kx16)  
DQ15  
D
A
T
A
DQ16  
DQ15  
Word1  
BS0\  
BS1\  
E1\  
DQ0  
Address Bus  
A31 - A0  
MS0\  
MS1\  
B
U
S
BS2\  
BS3\  
W\  
DQ0  
G\  
WR\  
RD\  
Analog Devices  
ADSP-2106xL  
EDI8L32256V  
DQ31  
(Configured as 512Kx16)  
A17 - A0  
E0\  
BS0\  
BS1\  
E1\  
DQ31  
D
A
T
A
DQ16  
DQ15  
Word2  
DQ16  
B
U
S
BS2\  
BS3\  
W\  
DQ0  
G\  
EDI8L32256V  
A17 - A0  
DQ31  
(Configured as 512Kx16)  
Databus  
D47 - D0  
DQ47  
D
A
T
A
E0\  
DQ16  
DQ15  
Word3  
BS0\  
BS1\  
E1\  
DQ32  
B
U
S
BS2\  
BS3\  
W\  
DQ0  
G\  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  
White Electronic Designs Corporation Westborough, MA 01581 •  
(508) 366-5151 www.whiteedc.com  

相关型号:

ETC
ETC
ETC
ETC
ETC
ETC
ETC

EDI8L32512C

512Kx32 CMOS High Speed Static RAM
WEDC

EDI8L32512C-AC

TMS320C3000. TMS320C4000 Families
ETC

EDI8L32512C10AC

SRAM Module, 512KX32, 10ns, CMOS, PQCC68, 0.990 X 0.990 INCH, PLASTIC, LCC-68
WEDC

EDI8L32512C12AC

512Kx32 CMOS High Speed Static RAM
WEDC

EDI8L32512C15AC

512Kx32 CMOS High Speed Static RAM
WEDC