FM24C64LZVMT8 [ETC]
I2C Serial EEPROM ; I2C串行EEPROM\n
| 型号： | FM24C64LZVMT8 |
| 厂家： | 
ETC |
| 描述： | I2C Serial EEPROM
|
| 文件： | 总13页 (文件大小：102K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
December 2001
FM24C64 – 64K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
General Description
Features
FM24C64 is a 64Kbit CMOS non-volatile serial EEPROM orga-
nized as 8K x 8 bit memory. This device confirms to Extended IIC
2-wire protocol that allows accessing of memory in excess of
16Kbit on an IIC bus. This serial communication protocol uses a
Clock signal (SCL) and a Data signal (SDA) to synchronously
clock data between a master (e.g. a microcontroller) and a slave
(EEPROM). FM24C64 is designed to minimize pin count and
simplify PC board layout requirements.
I Extended operating voltage: 2.5V to 5.5V
I Up to 400 KHz clock frequency at 2.5V to 5.5V
I Low power consumption
—0.5mA active current typical
—10µA standby current typical
—1µA standby current typical (L version)
—0.1µA standby current typical (LZ version)
I Schmitt trigger inputs
FM24C64 offers hardware write protection where by the entire
I 32 byte page write mode
memoryarraycanbewriteprotectedbyconnectingWPpintoVCC
ThissectionofmemorythenbecomesunalterableuntiltheWPpin
is switched to VSS
.
I Self timed write cycle (6ms typical)
I Hardware Write Protection for the entire array
I Endurance: up to 100K data changes
I Data Retention: Greater than 40 years
I Packages: 8-Pin DIP, 8-Pin SO and 8-Pin TSSOP
.
“LZ” and “L” versions of FM24C64 offer very low standby current
making them suitable for low power applications. This device is
offered in SO, TSSOP and DIP packages.
Fairchild EEPROMs are designed and tested for applications
requiringhighendurance, highreliabilityandlowpowerconsump-
tion.
I Temperature range
—Commercial: 0°C to +70°C
—Industrial (E): -40°C to +85°C
—Automotive (V): -40°C to +125°C
Block Diagram
V
SS
WRITE
LOCKOUT
V
CC
H.V. GENERATION
TIMING &CONTROL
WP
START
STOP
SDA
LOGIC
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER &
COMPARATOR
2
E
PROM
ARRAY
XDEC
SCL
A2
A1
A0
WORD
ADDRESS
COUNTER
R/W
YDEC
CK
D
OUT
DATA REGISTER
D
IN
1
© 2001 Fairchild Semiconductor Corporation
FM24C64 Rev. C
www.fairchildsemi.com
Connection Diagram
Dual-in-Line Package (N), SO Package (M8) and TSSOP Package (MT8)
A0
A1
1
2
3
4
8
7
6
5
VCC
WP
FM24C64
A2
SCL
SDA
VSS
See Package Number N08E, M08A and MTC08
Pin Names
VSS
Ground
Serial Data I/O
SDA
SCL
Serial Clock Input
Write Protect
WP
VCC
Power Supply
A0, A1, A2
Device Address Inputs
2
www.fairchildsemi.com
FM24C64 Rev. C
Ordering Information
FM 24 XX
C
F
LZ
E
YY
X
Letter Description
Blank
X
Tube
Tape and Reel
Package
N
8-pin DIP
M8
MT8
8-pin SOIC
8-pin TSSOP
Temp. Range
Blank
0 to 70°C
E
V
-40 to +85°C
-40 to +125°C
Voltage Operating Range
Blank
L
4.5V to 5.5V
2.5V to 5.5V
LZ
2.5V to 5.5V and
<1µA Standby Current
SCL Clock Frequency
Density
Blank
F
100KHz
400KHz
64
C
64K with write protect
CMOS
Interface
24
FM
IIC - 2 Wire
Fairchild Non-Volatile
Memory
3
www.fairchildsemi.com
FM24C64 Rev. C
Product Specifications
Operating Conditions
Absolute Maximum Ratings
Ambient Operating Temperature
FM24C64
Ambient Storage Temperature
–65°C to +150°C
0°C to +70°C
-40°C to +85°C
-40°C to +125°C
All Input or Output Voltages
with Respect to Ground
FM24C64E
FM24C64V
6.5V to –0.3V
Lead Temperature
Positive Power Supply
FM24C64
(Soldering, 10 seconds)
+300°C
4.5V to 5.5V
2.5V to 5.5V
2.5V to 5.5V
FM24C64L
FM24C64LZ
ESD Rating
2000V min.
Standard VCC (4.5V to 5.5V) DC Electrical Characteristics
Symbol
Parameter
Test Conditions
Limits
Typ
Units
Min
Max
(Note 1)
ICCA
Active Power Supply Current
fSCL = 400 KHz
fSCL = 100 KHz
0.5
1.0
mA
ISB
ILI
Standby Current
VIN = GND or VCC
VIN = GND to VCC
VOUT = GND to VCC
10
0.1
0.1
50
µA
µA
µA
V
Input Leakage Current
Output Leakage Current
Input Low Voltage
1
1
ILO
VIL
VIH
VOL
–0.3
VCC x 0.3
VCC + 0.5
0.4
Input High Voltage
Output Low Voltage
VCC x 0.7
V
IOL = 2.1 mA
V
Low VCC (2.5V to 5 .5V) DC Electrical Characteristics
Symbol
Parameter
Test Conditions
Limits
Units
Min
Typ
Max
(Note 1)
ICCA
Active Power Supply Current fSCL = 400 KHz
fSCL = 100 KHz
0.5
1.0
mA
ISB
(Note 3)
Standby Current
VIN = GND VCC = 2.5V - 4.5V (L)
1
0.1
10
10
1
50
µA
µA
µA
or VCC
VCC = 2.5V - 4.5V (LZ)
VCC = 4.5V - 5.5V
ILI
ILO
Input Leakage Current
Output Leakage Current
Input Low Voltage
VIN = GND to VCC
VOUT = GND to VCC
0.1
0.1
1
1
µA
µA
V
VIL
VIH
VOL
–0.3
VCC x 0.3
VCC + 0.5
0.4
Input High Voltage
VCC x 0.7
V
Output Low Voltage
IOL = 2.1 mA
V
Capacitance TA = +25°C, f = 100/400 KHz, VCC = 5V (Note 2)
Symbol
CI/O
Test
Conditions
VI/O = 0V
Max Units
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, SCL)
8
6
pF
pF
CIN
VIN = 0V
Note 1: Typical values are TA = 25°C and nominal supply voltage (5V).
Note 2: This parameter is periodically sampled and not 100% tested.
Note 3: The "L" and "LZ" versions can be operated in the 2.5V to 5.5V VCC range. However the ISB values for L and LZ are applicable only when VCC is in the 2.5V to 4.5V range.
4
www.fairchildsemi.com
FM24C64 Rev. C
AC Testing Input/Output Waveforms
AC Test Conditions
Input Pulse Levels
VCC x 0.1 to VCC x 0.9
10 ns
0.9VCC
0.7VCC
0.3VCC
Input Rise and Fall Times
0.1VCC
Input & Output Timing Levels VCC x 0.3 to VCC x 0.7
Output Load 1 TTL Gate and CL = 100 pF
Read and Write Cycle Limits (Standard and Low VCC Range 2.5V - 5.5V)
Symbol
Parameter
100 KHz
400 KHz
Units
Min
Max
Min
Max
fSCL
TI
SCL Clock Frequency
100
100
3.5
400
KHz
ns
Noise Suppression Time Constant at
SCL, SDA Inputs (Minimum VIN
Pulse width)
50
tAA
SCL Low to SDA Data Out Valid
0.3
4.7
0.1
1.3
0.9
µs
µs
tBUF
Time the Bus Must Be Free before
a New Transmission Can Start
tHD:STA
tLOW
Start Condition Hold Time
Clock Low Period
4.0
4.7
4.0
4.7
0.6
1.5
0.6
0.6
µs
µs
µs
µs
tHIGH
Clock High Period
tSU:STA
Start Condition Setup Time
(for a Repeated Start Condition)
tHD:DAT
tSU:DAT
tR
Data in Hold Time
0
0
ns
ns
µs
ns
µs
ns
ms
Data in Setup Time
250
120
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Write Cycle Time
1
0.3
tF
300
300
tSU:STO
tDH
4.7
0.6
50
100
tWR
6
6
Note 4: The write cycle time (tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle,
the FM24C64 bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave
address. Refer "Write Cycle Timing" diagram.
Bus Timing
t
t
R
F
t
HIGH
t
t
LOW
LOW
SCL
t
SU:STO
t
t
t
SU:DAT
SU:STA
HD:DAT
t
HD:STA
SDA
IN
t
BUF
t
t
AA
DH
SDA
OUT
5
www.fairchildsemi.com
FM24C64 Rev. C
Write Cycle Timing
SCL
SDA
8th BIT
WORD n
ACK
t
WR
STOP
START
CONDITION
CONDITION
Note:
The write cycle time (tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
Typical System Configuration
VCC
VCC
SDA
SCL
Master
Transmitter/
Receiver
Slave
Transmitter/
Receiver
Master
Transmitter/
Receiver
Master
Transmitter
Slave
Receiver
Note:
Due to open drain configuration of SDA and SCL, a bus-level pull-up resistor is called for, (typical value = 4.7kΩ)
6
www.fairchildsemi.com
FM24C64 Rev. C
Device Type
Background Information (IIC Bus)
IIC bus is designed to support a variety of devices such as RAMs,
EPROMs etc., along with EEPROMS. Hence to properly identify
various devices on the IIC bus, a 4-bit “Device Type” identifier
stringisused. ForEEPROMS, this4-bitstringis1-0-1-0. EveryIIC
device on the bus internally compares this 4-bit string to its own
“Device Type” string to ensure proper device selection.
Extended IIC specification is an extension of Standard IIC speci-
fication to allow addressing of EEPROMs with more than 16Kbits
of memory on an IIC bus. The difference between the two
specifications is that Extended IIC specification defines two bytes
of “Array Address” information while Standard IIC specification
defines only one. All other aspects are identical between the two
specifications. Using two bytes of Array Address and 3 address
signals (A2, A1 and A0), it is now possible to address up to 4 Mbits
(28 * 28 * 23 * 8 = 4 Mbits) of memory on an IIC bus.
Device/Page Block Selection
Whenmultipledevicesofthesametype(e.g.multipleEEPROMS)
are present on the IIC bus, then the A2, A1 and A0 address
information bits are used in device selection. Every IIC device on
the bus internally compares this 3-bit string to its own physical
configuration (A2, A1 and A0 pins) to ensure proper device
selection. This comparison is in addition to the “Device Type”
comparison.
Note that due to format difference, it is not possible to have
peripherals which follow Standard IIC specification (e.g. 16K bit
EEPROM) and peripherals which follow Extended IIC specifica-
tion (e.g. 64K bit EEPROM) on a common IIC bus.
IIC bus allows synchronous bi-directional communication be-
tween a TRANSMITTER and a RECEIVER using a Clock signal
(SCL) and a Data signal (SDA). Additionally there are up to three
Address signals (A2, A1 and A0) which collectively serve as “chip
select signal” to a device (e.g. EEPROM) on the bus.
In addition to selecting an EEPROM, these 3 bits are also used to
select a “page block” within the selected EEPROM. Each page
blockis512Kbit(64KBytes)insize. IfanEEPROMcontainsmore
than one page bock then the selection of a page block within the
EEPROM is by using A2, A1 and A0 bits.
All communication on the IIC bus must be started with a valid
START condition (by a MASTER), followed by transmittal (by the
MASTER)ofbyte(s)ofinformation(Address/Data).Foreverybyte
of information received, the addressed RECEIVER provides a
valid ACKNOWLEDGE pulse to further continue the communica-
tionunlesstheRECEIVERintendstodiscontinuethecommunica-
tion. Depending on the direction of transfer (Write or Read), the
RECEIVER can be a SLAVE or the MASTER. A typical IIC
communication concludes with a STOP condition (by the MAS-
TER).
Read/Write Bit
Last bit of the Slave Address indicates if the intended access is
Read or Write. If the bit is "1," then the access is Read, whereas
if the bit is "0," then the access is Write.
Acknowledge
Acknowledge is an active LOW pulse on the SDA line driven by an
addressed receiver to the addressing transmitter to indicate
receipt of 8-bits of data. The receiver provides an ACK pulse for
every 8-bits of data received. This handshake mechanism is done
as follows: After transmitting 8-bits of data, the transmitter re-
leases the SDA line and waits for the ACK pulse. The addressed
receiver, if present, drives the ACK pulse on the SDA line during
the 9th clock and releases the SDA line back (to the transmitter).
Refer Figure 3.
Addressing an EEPROM memory location involves sending a
command string with the following information:
[DEVICE TYPE]—[DEVICE/PAGE BLOCK SELECTION]—[R/W
BIT]—[ARRAY ADDRESS#1]—[ARRAY ADDRESS#0]
Slave Address
Slave Address is an 8-bit information consisting of a Device type
field (4bits), Device/Page block selection field (3bits) and Read/
Write bit (1bit).
Array Address#1
This is an 8-bit information containing the most significant 8-bits of
16-bit memory array address of a location to be selected within a
page block of the device.
Slave Address Format
Array Address#0
Device Type
Identifier
Device/Page Block
Selection
This is an 8-bit information containing the least significant 8-bits of
16-bit memory array address of a location to be selected within a
page block of the device.
1
0
1
0
A2
A1
A0 R/W (LSB)
7
www.fairchildsemi.com
FM24C64 Rev. C
Pin Descriptions
Device Operation
TheFM24C64supportsabi-directionalbusorientedprotocol.The
protocol defines any device that sends data onto the bus as a
transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device that is
controlled is the slave. The master will always initiate data
transfers and provide the clock for both transmit and receive
operations. Therefore, the FM24C64 will be considered a slave in
all applications.
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the device.
Serial Data (SDA)
SDA is a bi-directional pin used to transfer data into and out of the
device. It is an open drain output and may be wire–ORed with any
number of open drain or open collector outputs.
Write Protect (WP)
Clock and Data Conventions
If tied to VCC, PROGRAM operations onto the entire memory will
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH are reserved for indicating
start and stop conditions. Refer Figure 1.
not be executed. READ operations are possible. If tied to VSS
,
normaloperationisenabled,READ/WRITEovertheentirememory
is possible.
Start Condition
This feature allows the user to assign the entire memory as ROM
which can be protected against accidental programming. When
writeisdisabled, slaveaddressandwordaddresswillbeacknowl-
edged but data will not be acknowledged.
All commands are preceded by the start condition, which is a
HIGHtoLOWtransitionofSDAwhenSCLisHIGH.TheFM24C64
continuously monitors the SDA and SCL lines for the start condi-
tion and will not respond to any command until this condition has
been met. Refer Figure 2.
This pin has an internal pull-down circuit. However, on systems
where write protection is not required it is recommended that this
Stop Condition
pin is tied to VSS
.
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the FM24C64 to place the device in the
standby power mode. Refer Figure 2.
Device Selection Inputs A2, A1 and A0 (as
appropriate)
These inputs collectively serve as “chip select” signal to an
EEPROM when multiple EEPROMs are present on the same IIC
bus. Hence these inputs should be connected to VCC or VSS in a
unique manner to allow proper selection of an EEPROM amongst
multiple EEPROMs. During a typical addressing sequence, every
EEPROM on the IIC bus compares the configuration of these
inputs to the respective 3 bit “Device/Page block selection”
information (part of slave address) to determine a valid selection.
For e.g. if the 3 bit “Device/Page block selection” is 1-0-1, then the
EEPROM whose “Device Selection inputs” (A2, A1 and A0) are
connected to VCC-VSS-VCC respectively, is selected.
FM24C64 Array Addressing
During Read/Write operations, addressing the EEPROM memory
array involves in providing 2 address bytes, “Word Address 1” and
“Word Address 0." However on FM24C64 only the 5 least signifi-
cant bits (LSB) of “Word Address 1” byte are used in decoding the
access location. The remaining 3 bits are not used and are
recommended to be set to “0." All 8 bits of the “Word Address 0”
byte are used in decoding the access location.
8
www.fairchildsemi.com
FM24C64 Rev. C
Data Validity (Figure 1)
SCL
SDA
DATA STABLE
DATA
CHANGE
Start and Stop Definition (Figure 2)
SCL
SDA
START
STOP
CONDITION
CONDITION
Acknowledge Response from Receiver (Figure 3)
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM
TRANSMITTER
t
DH
t
AA
DATA OUTPUT
FROM
RECEIVER
START
CONDITION
ACKNOWLEDGE
PULSE
9
www.fairchildsemi.com
FM24C64 Rev. C
Page Write is initiated in the same manner as the Byte Write
operation; but instead of terminating the cycle after transmitting
the first data byte, the master can further transmit up to 31 more
bytes. After the receipt of each byte, FM24C64 will respond with
an acknowledge pulse, increment the internal address counter to
thenextaddress,andisreadytoacceptthenextdata.Ifthemaster
should transmit more than 32 bytes prior to generating the STOP
condition, the address counter will “roll over” and previously
loaded data will be re-loaded. As with the Byte Write operation, all
inputs are disabled until completion of the internal write cycle.
Refer Figure 5 for the address, acknowledge, and data transfer
sequence.
Write Operations
BYTE WRITE
For byte write operation, two bytes of address are required after
the slave address. These two bytes select 1 out of the 8192
locations in the memory. The master provides these two address
bytes and for each address byte received, FM24C64 responds
with an acknowledge pulse. Master then provides a byte of data
to be written into the memory. Upon receipt of this data, FM24C64
respondswithanacknowledgepulse. Themasterthenterminates
the transfer by generating a stop condition, at which time the
FM24C64 begins the internal write cycle to the memory. While the
internal write cycle is in progress the FM24C64 inputs are dis-
abled, and the device will not respond to any requests from the
master for the duration of tWR. Refer Figure 4 for the address,
acknowledge and data transfer sequence.
Acknowledge Polling
Once the stop condition is issued to indicate the end of the host’s
write operation, the FM24C64 initiates the internal write cycle.
ACKpollingcanbeinitiatedimmediately. Thisinvolvesissuingthe
start condition followed by the slave address for a write operation.
If the FM24C64 is still busy with the write operation, no ACK will
be returned. If the FM24C64 has completed the write operation,
an ACK will be returned and the host can then proceed with the
next read or write operation.
PAGE WRITE
To minimize write cycle time, FM24C64 offers Page Write feature,
which allows simultaneous programming of up to 32 contiguous
bytes. To facilitate this feature, the memory array is organized in
terms of “Pages”. A Page consists of 32 contiguous byte locations
starting at every 32-Byte address boundary (for example, starting
at array address 0x0000, 0x0020, 0x0040 etc.). Page Write
operationisconfinedtoasinglepage. InotherwordsaPageWrite
operation will not cross over to locations on the next page but will
“roll over” to the beginning of the same page whenever end of
page is reached and additional data bytes are a continued to be
provided. A Page Write operation can be initiated to begin at any
location within a page (starting address of the Page Write opera-
tion need not be the starting address of a Page).
Write Protection
ProgrammingoftheentirememorywillnottakeplaceiftheWPpin
of the FM24C64 is connected to V . The FM24C64 will respond
CC
to slave and byte addresses; but if the memory accessed is write
protected by the WP pin, the FM24C64 will not generate an
acknowledge after the first byte of data has been received. Thus
the program cycle will not be started when the stop condition is
asserted.
Byte Write (Figure 4)
S
S
SLAVE
ADDRESS
WORD
ADDRESS (1)
WORD
ADDRESS (0)
DATA
T
A
R
T
T
O
P
Bus Activity:
Master
SDA Line
A
C
K
A
C
K
A
C
K
A
C
K
Bus Activity:
EEPROM
Page Write (Figure 5)
S
S
T
O
P
SLAVE
ADDRESS
WORD
ADDRESS (1)
WORD
ADDRESS (0)
DATA n
DATA n+31
T
A
R
T
Bus Activity:
Master
SDA Line
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Bus Activity:
EEPROM
10
www.fairchildsemi.com
FM24C64 Rev. C
not acknowledge the transfer but does generate the stop condi-
tion, and therefore the FM24C64 discontinues transmission.
Refer Figure 7 for the address, acknowledge, and data transfer
sequence.
Read Operations
Read operations are initiated in the same manner as write
operations, with the exception that the R/W bit of the slave
address is set to a one. There are three basic read operations:
current address read, random read, and sequential read.
Sequential Read
Sequential reads can be initiated as either a current address read
or random access read. The first word is transmitted in the same
manner as the other read modes; however, the master now
responds with an acknowledge, indicating it requires additional
data. The FM24C64 continues to output data for each acknowl-
edgereceived. Thereadoperationisterminatedbythemasternot
responding with an acknowledge or by generating a stop condi-
tion.
Current Address Read
Internally the FM24C64 contains an address counter that main-
tains the address of the last byte accessed, incremented by one.
Therefore,ifthelastaccess(eitherareadorwrite)wastoaddress
n, the next read operation would access data from address n + 1.
Upon receipt of the slave address with R/W set to "1," the
FM24C64 issues an acknowledge and transmits the eight bit
word. The master will not acknowledge the transfer but does
generate a stop condition, and therefore the FM24C64 discontin-
ues transmission. Refer Figure 6 for the sequence of address,
acknowledge and data transfer.
The data output is sequential with the data from address n
followed by the data from n + 1. The address counter for read
operations increments all word address bits, allowing the entire
memory contents to be serially read during one operation. After
the entire memory has been read, the counter "rolls over" to the
beginning of the memory. FM24C64 continues to output data for
each acknowledge received. Refer Figure 8 for the address,
acknowledge, and data transfer sequence.
Random Read
Random read operations allow the master to access any memory
location in a random manner. Prior to issuing the slave address
with the R/W bit set to "1," the master must first perform a
“dummy” write operation. The master issues the start condition,
slave address with the R/W bit set to "0" and then the byte
address. After the byte address acknowledge, the master imme-
diately issues another start condition and the slave address with
the R/W bit set to one. This will be followed by an acknowledge
from the FM24C64 and then by the eight bit word. The master will
Current Address Read (Figure 6)
S
T
A
R
T
S
T
O
P
SLAVE
ADDRESS
Bus Activity:
Master
1 0 1
0
1
SDA Line
A
C
K
NO
A
C
K
Bus Activity:
EEPROM
DATA
Random Read (Figure 7)
S
T
A
R
T
S
S
T
O
P
T
A
R
T
SLAVE
ADDRESS
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
Bus Activity:
Master
DATA
0
1
SDA Line
A
C
K
A
C
K
A
C
K
A
C
K
NO
Bus Activity:
EEPROM
A
C
K
Sequential Read (Figure 8)
S
T
O
P
A
C
K
A
C
K
A
C
K
Bus Activity:
Slave
Master
Address
SDA Line
A
C
K
NO
DATA n +1
DATA n +1
DATA n + 2
DATA n + x
A
C
K
Bus Activity:
EEPROM
11
www.fairchildsemi.com
FM24C64 Rev. C
Physical Dimensions inches (millimeters) unless otherwise noted
0.189 - 0.197
(4.800 - 5.004)
8
7
6
3
5
4
0.228 - 0.244
(5.791 - 6.198)
1
2
Lead #1
IDENT
0.150 - 0.157
(3.810 - 3.988)
0.053 - 0.069
(1.346 - 1.753)
0.010 - 0.020
(0.254 - 0.508)
0.004 - 0.010
(0.102 - 0.254)
x 45¡
8¡ Max, Typ.
All leads
Seating
Plane
0.004
(0.102)
All lead tips
0.0075 - 0.0098
(0.190 - 0.249)
Typ. All Leads
0.014
(0.356)
0.016 - 0.050
(0.406 - 1.270)
Typ. All Leads
0.050
(1.270)
Typ
0.014 - 0.020
Typ.
(0.356 - 0.508)
8-Pin Molded Small Outline Package (M8)
Package Number M08A
0.114 - 0.122
(2.90 - 3.10)
8
5
(7.72) Typ
(4.16) Typ
0.169 - 0.177
(4.30 - 4.50)
0.246 - 0.256
(6.25 - 6.5)
(1.78) Typ
(0.42) Typ
0.123 - 0.128
(3.13 - 3.30)
(0.65) Typ
Land pattern recommendation
1
4
Pin #1 IDENT
0.0433
Max
(1.1)
0.0035 - 0.0079
See detail A
0.002 - 0.006
(0.05 - 0.15)
0.0256 (0.65)
Typ.
Gage
plane
0.0075 - 0.0118
(0.19 - 0.30)
0¡-8¡
DETAIL A
Typ. Scale: 40X
0.0075 - 0.0098
(0.19 - 0.25)
0.020 - 0.028
(0.50 - 0.70)
Seating
plane
Notes: Unless otherwise specified
1. Reference JEDEC registration MO153. Variation AA. Dated 7/93
8-Lead Molded Thin Shrink Small Outline Package (MT8)
Package Number MTC08
12
www.fairchildsemi.com
FM24C64 Rev. C
Physical Dimensions inches (millimeters) unless otherwise noted
0.373 - 0.400
(9.474 - 10.16)
0.090
(2.286)
8
7
0.032 0.005
(0.813 0.127)
RAD
8
7
6
3
5
4
0.092
(2.337)
DIA
0.250 - 0.005
(6.35 0.127)
Pin #1
IDENT
+
Pin #1 IDENT
1
Option 1
1
2
Option 2
0.280
MIN
0.040
(1.016)
Typ.
(7.112)
0.030
0.145 - 0.200
(3.683 - 5.080)
0.039
(0.991)
MAX
(0.762)
0.300 - 0.320
(7.62 - 8.128)
20° 1°
0.130 0.005
(3.302 0.127)
0.125 - 0.140
95° 5°
(3.175 - 3.556)
0.065
(1.651)
0.125
(3.175)
DIA
0.020
90° 4°
Typ
0.009 - 0.015
(0.229 - 0.381)
(0.508)
Min
0.018 0.003
(0.457 0.076)
NOM
+0.040
-0.015
0.325
0.100 0.010
+1.016
-0.381
8.255
(2.540 0.254)
0.045 0.015
(1.143 0.381)
0.060
(1.524)
0.050
(1.270)
Molded Dual-In-Line Package (N)
Package Number N08E
Life Support Policy
Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written
approval of the President of Fairchild Semiconductor Corporation. As used herein:
1. Life support devices or systems are devices or systems which,
(a)areintendedforsurgicalimplantintothebody,or(b)support
or sustain life, and whose failure to perform, when properly
used in accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a significant
injury to the user.
2. A critical component is any component of a life support device
or system whose failure to perform can be reasonably ex-
pected to cause the failure of the life support device or system,
or to affect its safety or effectiveness.
Fairchild Semiconductor
Americas
Fairchild Semiconductor
Europe
Fairchild Semiconductor
Hong Kong
Fairchild Semiconductor
Japan Ltd.
Customer Response Center
Tel. 1-888-522-5372
Fax:
Tel:
Tel:
Tel:
Tel:
+44 (0) 1793-856858
8/F, Room 808, Empire Centre
68 Mody Road, Tsimshatsui East
Kowloon. Hong Kong
Tel; +852-2722-8338
Fax: +852-2722-8383
4F, Natsume Bldg.
Deutsch
English
Français
Italiano
+49 (0) 8141-6102-0
+44 (0) 1793-856856
+33 (0) 1-6930-3696
+39 (0) 2-249111-1
2-18-6, Yushima, Bunkyo-ku
Tokyo, 113-0034 Japan
Tel: 81-3-3818-8840
Fax: 81-3-3818-8841
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
13
www.fairchildsemi.com
FM24C64 Rev. C
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明