HD74ALVC162834ATEL [ETC]
Buffer/Driver ; 缓冲器/驱动器\n
| 型号： | HD74ALVC162834ATEL |
| 厂家： | 
ETC |
| 描述： | Buffer/Driver
|
| 文件： | 总17页 (文件大小：91K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HD74ALVC162834A
18-bit Universal Bus Driver with 3-state Outputs
and Inverted Latch Enable
ADE-205-293B (Z)
Rev. 2
Oct. 2001
Description
The HD74ALVC162834A is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.
Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode
when the latch enable (LE) is low. When LE is low, the A data is latched if the clock (CLK) input is held
at a high or low logic level. If the LE is high, the A data is stored in the latch/flip flop on the low to high
transition of CLK. When OE is high, the outputs are in the high impedance state.
To ensure the high impedance state during power up or power down, OE should be tied to VCC through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the
driver.
All outputs, which are designed to sink up to 12 mA, include series dumping resistors to reduce overshoot
and undershoot.
Features
•
•
•
•
•
•
•
•
•
Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”
CC = 2.3 V to 3.6 V
V
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
High output current ±12 mA (@VCC = 3.0 V)
All outputs have series dumping resistors, so no external resistors are required
tpd (CLK to Y) = 3.5 ns (Max) (@VCC = 3.3±0.3 V, CL = 50 pF, Ta = 0 to 85°C)
tpd (CLK to Y) = 2.5 ns (Max) (@VCC = 3.3±0.3 V, CL = 30 pF, Ta = 0 to 85°C)
Package type
Package type
TSSOP-56pin
TVSOP-56pin
Package code
TTP-56DAV
TTP-56DBV
Package suffix
Taping code
T
EL(1000pcs / Reel)
EL(1000pcs / Reel)
N
HD74ALVC162834A
Function Table
Inputs
OE
H
L
LE
X
CLK
A
X
L
Output Y
X
Z
L
L
X
L
L
X
H
L
H
L
L
H
H
H
↑
L
↑
H
X
H
*1
L
L or H
Y0
H :
L :
X :
Z :
↑ :
High level
Low level
Immaterial
High impedance
Low to high transition
Note: 1. Output level before the indicated steady-state input conditions were established.
Rev.2, Oct. 2001, page 2 of 17
HD74ALVC162834A
Pin Arrangement
NC 1
56 GND
55 NC
2
NC
54
53
52
51
50
A1
Y1
GND
Y2
3
4
GND
A2
5
6
Y3
A3
7
VCC
VCC
Y4
8
49 A4
Y5
A5
9
48
47
46
10
Y6
A6
11
12
13
14
15
16
17
GND
GND
Y7
45 A7
Y8
A8
44
43
42
Y9
A9
Y10
Y11
Y12
A10
41 A11
A12
40
39 GND
38
GND 18
Y13
19
A13
37 A14
20
21
22
23
Y14
Y15
VCC
Y16
A15
VCC
A16
A17
GND
A18
CLK
GND
36
35
34
33
32
31
30
29
Y17 24
25
26
27
GND
Y18
OE
LE 28
(Top view)
Rev.2, Oct. 2001, page 3 of 17
HD74ALVC162834A
Absolute Maximum Ratings
Item
Symbol
Ratings
–0.5 to 4.6
–0.5 to 4.6
–0.5 to VCC+0.5
–50
Unit
V
Conditions
Supply voltage range
Input voltage range *1
Output voltage range *1,
Input clamp current
Output clamp current
VCC
VI
V
2
VO
V
IIK
mA
mA
mA
mA
W
VI < 0
IOK
±50
VO < 0 or VO > VCC
VO = 0 to VCC
Continuous output current
VCC, GND current / pin
IO
±50
ICC or IGND
PT
±100
Maximum power dissipation
at Ta = 55°C (in still air) *3
1
TSSOP
TVSOP
Storage temperature range
Tstg
–65 to 150
°C
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the
device. These are stress ratings only, and functional operation of the device at these or any other conditions
beyond those indicated under “recommended operating condition” is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
Notes: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp
current ratings are observed.
2. The input and output positive-voltage ratings may be exceeded up to 4.6 V if the input and output
clamp-current ratings are observed.
3. The maximum power dissipation is calculated using a junction temperature of 150°C and board
trace length of 750 mils.
Recommended Operating Conditions
Item
Symbol
Min
2.3
0
Max
3.6
VCC
VCC
–6
–8
–12
6
Unit
V
Conditions
Supply voltage
Input voltage
VCC
VI
V
Output voltage
High-level output current
VO
IOH
0
V
—
—
—
—
—
—
0
mA
VCC = 2.3 V
VCC = 2.7 V
VCC = 3.0 V
VCC = 2.3 V
VCC = 2.7 V
VCC = 3.0 V
Low-level output current
IOL
mA
8
12
10
85
Input transition rise or fall rate
Operating free-air temperature
•t/•v
Ta
ns/V
°C
–40
Note: Unused or floating control pins must be held high or low.
Rev.2, Oct. 2001, page 4 of 17
HD74ALVC162834A
Logic Diagram
27
30
28
54
OE
CLK
LE
A1
1D
C1
3
Y1
CLK
To seventeen other channels
Rev.2, Oct. 2001, page 5 of 17
HD74ALVC162834A
Electrical Characteristics
Ta = –40 to 85°C
Item
Symbol VCC (V)
Min
2.3 to 2.7 1.7
2.7 to 3.6 2.0
Max
—
Unit Test Conditions
Input voltage
VIH
V
—
VIL
2.3 to 2.7
2.7 to 3.6
—
—
0.7
0.8
—
V
Output voltage
VOH
2.3 to 3.6 VCC–0.2
V
IOH = –100 µA
2.3
1.9
1.7
2.4
2.0
2.0
—
—
IOH = –4 mA, VIH = 1.7 V
IOH = –6 mA, VIH = 1.7 V
IOH = –6 mA, VIH = 2.0 V
IOH = –8 mA, VIH = 2.0 V
IOH = –12 mA, VIH = 2.0 V
IOL = 100 µA
2.3
—
3.0
—
2.7
—
3.0
—
VOL
2.3 to 3.6
2.3
0.2
0.4
0.55
0.55
0.6
0.8
±5.0
±10
40
V
—
IOL = 4 mA, VIL = 0.7 V
IOL = 6 mA, VIL = 0.7 V
IOL = 6 mA, VIL = 0.8 V
IOL = 8 mA, VIL = 0.8 V
IOL = 12 mA, VIL = 0.8 V
VIN = VCC or GND
2.3
—
3.0
—
2.7
—
3.0
—
Input current
IIN
3.6
—
µA
µA
µA
µA
Off state output current IOZ
Quiescent supply current ICC
3.6
—
VOUT = VCC or GND
3.6
—
VIN = VCC or GND
∆ICC
3.0 to 3.6
—
750
One input at (VCC–0.6)V,
other inputs at VCC or GND
Rev.2, Oct. 2001, page 6 of 17
HD74ALVC162834A
Switching Characteristics
(Ta = –40 to 85°C)
Item
Symbol VCC (V)
Min
150
150
150
1.0
—
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
4.0
6.0
7.0
Max
—
Unit From (Input) To (Output)
Maximum clock
frequency
fmax
2.5±0.2
2.7
MHz
—
3.3±0.3
2.5±0.2
2.7
—
Propagation delay time tPLH
tPHL
5.0
5.0
4.2
6.3
6.1
5.4
6.3
6.1
5.4
6.3
6.5
5.5
4.7
4.9
4.5
4.5
9.0
9.0
ns
A
Y
Y
Y
Y
Y
3.3±0.3
2.5±0.2
2.7
1.0
1.4
—
LE
CLK
OE
OE
3.3±0.3
2.5±0.2
2.7
1.4
1.4
—
3.3±0.3
2.5±0.2
2.7
1.4
1.4
—
Output enable time
Output disable time
tZH
tZL
ns
ns
3.3±0.3
2.5±0.2
2.7
1.1
1.0
—
tHZ
tLZ
3.3±0.3
3.3
1.3
3.3
3.0
3.0
Input capacitance
Output capacitance
CIN
CO
pF
pF
Control inputs
Data inputs
Y ports
3.3
3.3
Rev.2, Oct. 2001, page 7 of 17
HD74ALVC162834A
Switching Characteristics
(Ta = –40 to 85°C) (cont)
Item
Symbol VCC (V)
Min
2.2
2.1
1.7
1.2
1.6
1.3
1.4
1.5
1.2
0.6
0.6
0.7
1.2
1.1
1.1
3.3
3.3
3.3
3.3
3.3
3.3
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Max
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Unit From (Input)
Setup time
tsu
2.5±0.2
2.7
ns
Data before CLK↑
3.3±0.3
2.5±0.2
2.7
Data before LE↑
CLK “H”
3.3±0.3
2.5±0.2
2.7
Data before LE↑
CLK “L”
3.3±0.3
2.5±0.2
2.7
Hold time
th
ns
Data after CLK↑
3.3±0.3
2.5±0.2
2.7
Data after LE↑
CLK “H” or “L”
3.3±0.3
2.5±0.2
2.7
Pulse width
tw
ns
LE “L”
3.3±0.3
2.5±0.2
2.7
CLK “H” or “L”
3.3±0.3
Switching Characteristics
(Ta = 0 to 85°C)
Item
Symbol VCC (V) Min
Typ
Max
Unit FROM
(Input)
TO
(Output)
Propagation delay time CL=50pF tPLH, tPHL 3.3±0.3 1.4
—
—
—
—
3.5
2.5
—
ns
CLK
CLK
Y
Y
CL=30pF
3.3±0.3 0.7
3.3±0.3 1.0
3.3±0.3 0.6
Setup time
Hold time
tsu
th
ns
ns
Data before CLK↑
Data after CLK↑
—
Rev.2, Oct. 2001, page 8 of 17
HD74ALVC162834A
Operating Characteristics
(Ta = 25°C)
Item
Symbol VCC = 2.5±0.2 V VCC = 3.3±0.3 V Unit Test Conditions
Typ
22.0
5.0
Typ
24.5
6.0
Power dissipation Outputs enable Cpd
pF CL = 0, f = 10 MHz
capacitance
Outputs disable
Rev.2, Oct. 2001, page 9 of 17
HD74ALVC162834A
Test Circuit
See under table
500 Ω
S1
OPEN
GND
*1
CL
500 Ω
Load Circuit for Outputs
Vcc=2.7V,
Vcc=2.5±0.2V
Symbol
3.3±0.3V
tPLH/ tPHL
OPEN
OPEN
tsu / th / tw
tZH/ tHZ
tZL / tLZ
CL
GND
2 × VCC
30 pF
GND
6.0 V
50 pF
Note:
1. CL includes probe and jig capacitance.
Rev.2, Oct. 2001, page 10 of 17
HD74ALVC162834A
Waveforms – 1
tr
tf
V
IH
90 %
Vref
90 %
Vref
Input
10 %
10 %
GND
tPHL
tPLH
VOH
Output
Vref
Vref
VOL
Waveforms – 2
tr
V
IH
90 %
Vref
Timing Input
Data Input
10 %
tsu
GND
th
V
IH
Vref
Vref
GND
tw
V
IH
Vref
Vref
Input
GND
Rev.2, Oct. 2001, page 11 of 17
HD74ALVC162834A
Waveforms – 3
tf
tr
V
IH
90 %
90 %
Vref
Output
Control
Vref
10 %
tZL
10 %
GND
tLZ
≈VOH1
Vref
Waveform - A
Waveform - B
V
ref1
VOL
VOH
tZH
tHZ
V
ref2
Vref
≈VOL1
Vcc=2.7V,
Vcc=2.5±0.2V
TEST
3.3±0.3V
VIH
VCC
2.7 V
Vref
1/2 VCC
1.5 V
Vref1
Vref2
VOH1
VOL1
VOL +0.15 V VOL +0.3 V
VOH–0.15 V VOH–0.3 V
VCC
3.0 V
GND
GND
Notes:
1. All input pulses are supplied by generators having the following characteristics :
PRR • 10 MHz, Zo = 50 Ω, tr • 2.0 ns, tf • 2.0 ns. (VCC = 2.5±0.2 V)
PRR • 10 MHz, Zo = 50 Ω, tr • 2.5 ns, tf • 2.5 ns. (VCC = 2.7 V, 3.3±0.3 V)
2. Waveform – A is for an output with internal conditions such that the output is low except
when disabled by the output control.
3. Waveform – B is for an output with internal conditions such that the output is high except
when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2, Oct. 2001, page 12 of 17
HD74ALVC162834A
IV Characteristics for Register Output (Measured value)
Weak condition HIGH
Vcc = 3.0 V, Ta = 85°C
VOH (V)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0
-20
-40
-60
-80
-100
Strong condition HIGH
Vcc = 3.6 V, Ta = 0°C
VOH (V)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0
-30
-60
-90
-120
-150
Rev.2, Oct. 2001, page 13 of 17
HD74ALVC162834A
Weak condition LOW
Vcc = 3.0 V, Ta = 85°C
120
100
80
60
40
20
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
VOL (V)
Strong condition LOW
Vcc = 3.6 V, Ta = 0°C
150
120
90
60
30
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VOL (V)
Rev.2, Oct. 2001, page 14 of 17
HD74ALVC162834A
Package Dimensions
As of July, 2001
14.0
Unit: mm
14.2 Max
56
29
1
28
0.50
0.08
*0.19 ± 0.05
M
1.0
8.10 ± 0.20
0.65 Max
0° – 8°
0.50 ± 0.1
0.10
Hitachi Code
TTP-56DAV
JEDEC
JEITA
—
—
*Pd plating
Mass (reference value)
0.32 g
Rev.2, Oct. 2001, page 15 of 17
HD74ALVC162834A
As of July, 2001
11.3
Unit: mm
11.5 Max
56
29
1
28
0.40
0.07
*0.18 ± 0.05
M
1.0
6.40 ± 0.20
0.40 Max
0° – 8°
0.50 ± 0.1
0.08
Hitachi Code
TTP-56DBV
JEDEC
JEITA
Mass (reference value)
—
—
—
*Pd plating
Rev.2, Oct. 2001, page 16 of 17
HD74ALVC162834A
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-
safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Sales offices
Hitachi, Ltd.
Semiconductor & Integrated Circuits
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: (03) 3270-2111 Fax: (03) 3270-5109
URL
http://www.hitachisemiconductor.com/
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive Whitebrook Park
Hitachi Europe Ltd.
Electronic Components Group
Hitachi Asia Ltd.
Hitachi Tower
16 Collyer Quay #20-00
Singapore 049318
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower
San Jose,CA 95134
Lower Cookham Road
World Finance Centre,
Tel: <1> (408) 433-1990 Maidenhead
Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Tel : <65>-538-6533/538-8577
Fax : <65>-538-6933/538-3877
URL : http://semiconductor.hitachi.com.sg
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon Hong Kong
Tel : <852>-(2)-735-9218
Fax: <44> (1628) 585200
Fax : <852>-(2)-730-0281
URL : http://semiconductor.hitachi.com.hk
Hitachi Asia Ltd.
(Taipei Branch Office)
4/F, No. 167, Tun Hwa North Road
Hung-Kuo Building
Taipei (105), Taiwan
Tel : <886>-(2)-2718-3666
Fax : <886>-(2)-2718-8180
Telex : 23222 HAS-TP
URL : http://www.hitachi.com.tw
Hitachi Europe GmbH
Electronic Components Group
Dornacher Straße 3
D-85622 Feldkirchen
Postfach 201, D-85619 Feldkirchen
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00
Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.
Colophon 5.0
Rev.2, Oct. 2001, page 17 of 17
相关型号：
HD74ALVC162834T
Bus Driver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, TTP-56D
HITACHI
HD74ALVC162835AN-EL
Bus Driver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, TVSOP-56
HITACHI
HD74ALVC162835AT-EL
Bus Driver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, TSSOP-56
HITACHI
©2020 ICPDF网 联系我们和版权申明