74LVQ86SC [FAIRCHILD]

Low Voltage Quad 2-Input Exclusive-OR Gate; 低电压四2输入异或门
74LVQ86SC
型号: 74LVQ86SC
厂家: FAIRCHILD SEMICONDUCTOR    FAIRCHILD SEMICONDUCTOR
描述:

Low Voltage Quad 2-Input Exclusive-OR Gate
低电压四2输入异或门

逻辑集成电路 石英晶振 光电二极管 栅
文件: 总6页 (文件大小:68K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
May 1998  
74LVQ86  
Low Voltage Quad 2-Input Exclusive-OR Gate  
General Description  
The LVQ86 contains four 2-input exclusive-OR gates.  
Features  
n Ideal for low power/low noise 3.3V applications  
n Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
n Guaranteed pin-to-pin skew AC performance  
n Guaranteed incident wave switching into 75  
Ordering Code:  
Order Number  
74LVQ86SC  
Package Number  
M14A  
Package Description  
14-Lead (0.150" Wide) Molded Small Outline Package, SOIC JEDEC  
14-Lead Small Outline Package, SOIC EIAJ  
74LVQ86SJ  
M14D  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Pin Assignment  
SOIC JEDEC and EIAJ  
DS011348-1  
DS011348-2  
Pin Descriptions  
Pin Names  
Description  
A0–A3  
B0–B3  
O0–O3  
Inputs  
Inputs  
Outputs  
© 1998 Fairchild Semiconductor Corporation  
DS011348  
www.fairchildsemi.com  
Absolute Maximum Ratings (Note 1)  
Recommended Operating  
Conditions (Note 2)  
Supply Voltage (VCC  
)
−0.5V to +7.0V  
DC Input Diode Current (IIK  
)
Supply Voltage (VCC  
)
=
VI −0.5V  
−20 mA  
+20 mA  
LVQ  
2.0V to 3.6V  
0V to VCC  
0V to VCC  
=
VI VCC + 0.5V  
Input Voltage (VI)  
DC Input Voltage (VI)  
−0.5V to VCC + 0.5V  
Output Voltage (VO  
)
DC Output Diode Current (IOK  
)
Operating Temperature (TA)  
74LVQ  
=
VO −0.5V  
−20 mA  
+20 mA  
−40˚C to +85˚C  
=
VO VCC + 0.5V  
Minimum Input Edge Rate (V/t)  
VIN from 0.8V to 2.0V  
DC Output Voltage (VO  
DC Output Source  
)
−0.5V to VCC + 0.5V  
@
VCC 3.0V  
125 mV/ns  
±
50 mA  
or Sink Current (IO  
DC VCC or Ground Current  
(ICC or IGND  
)
Note 1: The “Absolute Maximum Ratings” are those values beyond which  
the safety of the device cannot be guaranteed. The device should not be op-  
erated at these limits. The parametric values defined in the Electrical Charac-  
teristics tables are not guaranteed at the absolute maximum ratings. The  
“Recommended Operating Conditions” table will define the conditions for ac-  
tual device operation .  
±
)
200 mA  
Storage Temperature (TSTG  
DC Latch-Up Source or  
Sink Current  
)
−65˚C to +150˚C  
Note 2: Unused inputs must be held HIGH or LOW.. They may not float.  
±
100 mA  
DC Electrical Characteristics  
VCC  
=
=
Symbol  
VIH  
Parameter  
TA 25˚C  
TA −40˚C to +85˚C  
Units  
Conditions  
(V)  
Typ  
Guaranteed Limits  
=
Minimum High Level  
Input Voltage  
3.0  
1.5  
2.0  
0.8  
2.0  
0.8  
V
V
VOUT 0.1V  
or VCC − 0.1V  
=
VIL  
Maximum Low Level  
Input Voltage  
3.0  
1.5  
VOUT 0.1V  
or VCC − 0.1V  
=
IOUT −50 µA  
VOH  
Minimum High Level  
Output Voltage  
3.0  
3.0  
2.99  
2.9  
2.9  
V
V
=
VIN VIL or VIH (Note 3)  
2.58  
2.48  
=
IOH −12 mA  
=
IOUT 50 µA  
VOL  
Maximum Low Level  
Output Voltage  
3.0  
3.0  
0.002  
0.1  
0.1  
V
=
VIN VIL or VIH (Note 3)  
0.36  
0.44  
=
IOL 12 mA  
=
±
±
1.0  
IIN  
Maximum Input  
3.6  
0.1  
µA  
VI VCC, GND  
Leakage Current  
=
VOLD 0.8V Max (Note 5)  
IOLD  
IOHD  
ICC  
Minimum Dynamic (Note 4)  
Output Current  
3.6  
3.6  
3.6  
36  
mA  
mA  
µA  
=
VOHD 2.0V Min (Note 5)  
−25  
20.0  
=
Maximum Quiescent  
Supply Current  
2.0  
VIN VCC or GND  
VOLP  
VOLV  
VIHD  
VILD  
Quiet Output  
3.3  
3.3  
3.3  
3.3  
0.5  
−0.5  
1.8  
0.8  
−0.8  
2.0  
V
V
V
V
(Notes 6, 7)  
(Notes 6, 7)  
(Notes 6, 8)  
(Notes 6, 8)  
Maximum Dynamic VOL  
Quiet Output  
Minimum Dynamic VOL  
Maximum High Level  
Dynamic Input Voltage  
Maximum Low Level  
Dynamic Input Voltage  
1.8  
0.8  
Note 3: All outputs loaded; thresholds on input associated with output under test.  
Note 4: Maximum test duration 20 ms, one output loaded at a time.  
Note 5: Incident wave switching on transmission lines with impedances as low as 75for commercial temperature range is guaranteed for 74LVQ.  
Note 6: Worst case package.  
Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.  
Note 8: Max number of Data Inputs (n) switching. (n − 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V ), 0V to threshold (V ),  
ILD IHD  
=
f
1 MHz.  
www.fairchildsemi.com  
2
AC Electrical Characteristics  
=
=
Symbol  
Parameter  
VCC  
(V)  
TA +25˚C  
TA −40˚C to +85˚C  
Units  
=
=
CL 50 pF  
CL 50 pF  
Min  
2.0  
2.0  
2.0  
2.0  
Typ  
7.2  
6.0  
7.8  
6.5  
1.0  
1.0  
Max  
16.2  
11.5  
16.2  
11.5  
1.5  
Min  
Max  
18.0  
12.5  
18.0  
12.5  
1.5  
tPLH  
Propagation Delay  
2.7  
1.5  
1.5  
1.5  
1.5  
ns  
ns  
ns  
±
3.3 0.3  
tPHL  
Propagation Delay  
2.7  
±
3.3 0.3  
tOSHL  
,
Output to Output Skew  
(Note 9)  
2.7  
±
tOSLH  
3.3 0.3  
1.5  
1.5  
Note 9: Skews defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The speci-  
fication applies to any outputs switching in the same direction, either HIGH to LOW (t  
) or LOW to HIGH (t ). Parameter guaranteed by design.  
OSLH  
OSHL  
Capacitance  
Symbol  
Parameter  
Input Capacitance  
Power Dissipation Capacitance  
is measured at 10 MHz.  
Typ  
4.5  
23  
Units  
pF  
Conditions  
=
VCC Open  
CIN  
CPD (Note 10)  
Note 10:  
=
pF  
VCC 3.3V  
C
PD  
3
www.fairchildsemi.com  
4
Physical Dimensions inches (millimeters) unless otherwise noted  
14-Lead (0.150" Wide) Molded Small Outline Package, SOIC JEDEC  
Package Number M14A  
5
www.fairchildsemi.com  
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)  
14-Lead Small Outline Package, SOIC EIAJ  
Package Number M14D  
LIFE SUPPORT POLICY  
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-  
VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-  
CONDUCTOR CORPORATION. As used herein:  
1. Life support devices or systems are devices or sys-  
tems which, (a) are intended for surgical implant into  
the body, or (b) support or sustain life, and (c) whose  
failure to perform when properly used in accordance  
with instructions for use provided in the labeling, can  
be reasonably expected to result in a significant injury  
to the user.  
2. A critical component in any component of a life support  
device or system whose failure to perform can be rea-  
sonably expected to cause the failure of the life support  
device or system, or to affect its safety or effectiveness.  
Fairchild Semiconductor  
Corporation  
Fairchild Semiconductor  
Europe  
Fairchild Semiconductor  
Hong Kong Ltd.  
Fairchild Semiconductor  
Japan Ltd.  
Americas  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
8/F Room 808 Empire Centre  
68 Mody Road, Tsimshatsui East  
Kowloon, Hong Kong  
Tel: 852-2722-8338  
Fax: 852-2722-8383  
4F, Natsume BI,  
Customer Response Center  
Tel: 1-888-522-5372  
Fax: 972-910-8036  
2-18-6 Yushima, Bunkyo-ku,  
Tokyo 113-0034, Japan  
Tel: 81-3-3818-8840  
Fax: 81-3-3818-8450  
English Tel: +44 (0) 1 793-85-68-56  
Italy  
Tel: +39 (0) 2 57 5631  
www.fairchildsemi.com  
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.  

相关型号:

74LVQ86SCX

Quad 2-input Exclusive OR (XOR) Gate
ETC

74LVQ86SJ

Low Voltage Quad 2-Input Exclusive-OR Gate
FAIRCHILD

74LVQ86SJX

Quad 2-input Exclusive OR (XOR) Gate
ETC

74LVQ86T

QUAD EXCLUSIVE OR GATE
STMICROELECTR

74LVQ86TTR

QUAD EXCLUSIVE OR GATE
STMICROELECTR

74LVQ86_01

Low Voltage Quad 2-Input Exclusive-OR Gate
FAIRCHILD

74LVQ86_04

QUAD EXCLUSIVE OR GATE
STMICROELECTR

74LVT00

3.3V Quad 2-input NAND gate
NXP

74LVT00D

3.3V Quad 2-input NAND gate
NXP

74LVT00D,112

74LVT00 - 3.3 V Quad 2-input NAND gate SOIC 14-Pin
NXP

74LVT00D,118

74LVT00 - 3.3 V Quad 2-input NAND gate SOIC 14-Pin
NXP

74LVT00D-T

NAND Gate, BICMOS, PDSO14,
PHILIPS