FAN4174 [FAIRCHILD]
Single, Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifier; 单，超低的成本，轨至轨I / O， CMOS放大器
| 型号： | FAN4174 |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | Single, Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifier |
| 文件： | 总14页 (文件大小：512K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
April 2005
FAN4174/FAN4274
Single and Dual Ultra-Low Cost, Rail-to-Rail I/O,
CMOS Amplifiers
Features
Description
■ 200µA supply current per amplifier
■ 3.7MHz bandwidth
The FAN4174 (single) and FAN4274 (dual) are ultra-low cost,
voltage feedback amplifiers with CMOS inputs that consume
only 200µA of supply current per amplifier while providing
±33mA of output short circuit current. These amplifiers are
designed to operate from 2.5V to 5V supplies. The common
mode voltage range extends beyond the negative and positive
rails.
■ Output swing to within 10mV of either rail
■ Input voltage range exceeds the rails
■ 3V/µs slew rate
■ 25nV/√Hz input voltage noise
■ Replaces KM4170 and KM4270
The FAN4174 and FAN4274 are designed on a CMOS process
and provide 3.7MHz of bandwidth and 3V/µs of slew rate at a
supply voltage of 5V. The combination of low power, rail-to-rail
performance, low voltage operation, and tiny package options
make this amplifier family well suited for use in many general
purpose and battery powered applications.
■ FAN4174 competes with OPA340 and TLV2461;
available in lead (Pb) free SC70-5 and SOT23-5 packages
■ FAN4274 competes with OPA2340 and TLV2462;
available in lead (Pb) free MSOP-8 package
■ Fully specified at +2.7V and +5V supplies
Applications
■ Portable/battery-powered applications
■ PCMCIA, USB
8
C
R
= 50pF
= 0
L
s
V
= 50mV
o
7
6
C
= 500pF
s
L
R
■ Mobile communications, cellular phones, pagers
■ Notebooks and PDA’s
■ Sensor interface
5
= 165Ω
C
= 1000pF
s
L
R
4
= 100Ω
C
= 2000pF
L
3
R
= 65Ω
s
C
= 100pF
s
L
2
■ A/D buffer
R
= 0
1
■ Active filters
+
-
0
Rs
■ Signal conditioning
-1
-2
-3
CL RL
5kΩ
■ Portable test instruments
5kΩ
0.1
1.0
Frequency (MHz)
10
Typical Application Diagram
+Vs
6.8µF
+
0.01µF
+In
+
Out
FAN4174
-
Rf
Rg
6.8µF
+
0.01µF
-Vs
FAN4174/FAN4274 Rev. 2D
1
www.fairchildsemi.com
©2005 Fairchild Semiconductor Corporation
FAN4174 Pin Configurations
FAN4174 Pin Assignments
Pin#
Pin
OUT
-Vs
Description
SOT23
1
2
3
4
5
Output
OUT
-Vs
1
2
3
5
+Vs
Negative Supply
Positive Supply
Negative Input
Positive Supply
+IN
-IN
-
+Vs
4
5
+IN
-IN
SC70
OUT
-Vs
1
2
3
+Vs
-
4
+IN
-IN
FAN4274 Pin Configuration
FAN4274 Pin Assignments
Pin#
Pin
OUT1
-IN1
Description
MSOP-8
1
2
3
4
5
6
7
8
Output, Channel 1
OUT1
-IN1
+IN1
-Vs
1
2
3
4
8
7
6
5
+Vs
Negative Input, Channel 1
Positive Input, Channel 1
Negative Supply
+IN1
-Vs
OUT2
-IN2
-
+
-
+IN2
-IN2
Positive Input, Channel 2
Negative Input, Channel 2
Output, Channel 2
+
+IN2
OUT2
+Vs
Positive Supply
www.fairchildsemi.com
2
FAN4174/FAN4274 Rev. 2D
Reliability Information
Parameter
Junction Temperature
Min.
Typ.
Max.
150
Unit
°C
Storage Temperature Range
Lead Temperature (Soldering, 10s)
-65
+150
+300
°C
°C
1
θ
Thermal Resistance ( ), 5 Lead SOT23
256
331
206
°C/W
°C/W
°C/W
JA
1
θ
Thermal Resistance ( ), 5 Lead SC70
JA
1
θ
Thermal Resistance ( ), 8 Lead MSOP
JA
Note:
θ
1. Package thermal resistance (
), JEDEC standard, multi-layer test boards, still air.
JA
Absolute Maximum Ratings
Parameter
Supply Voltage
Min.
Max.
Unit
0
6
V
V
Input Voltage Range
-V -0.5
+V +0.5
s
s
Note:
Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not
exceeded.
Recommended Operating Conditions
Parameter
Min.
Typ.
Max.
Unit
Operating Temperature Range
-40
+85
°C
FAN4174/FAN4274 Rev. 2D
3
www.fairchildsemi.com
Electrical Specifications at +2.7V
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Symbol Parameter
Conditions
Min Typ Max Units
Frequency Domain Response
-3dB Bandwidth
UGBW
BW
G = +1
4
2.5
4
MHz
MHz
MHz
-3dB Bandwidth
SS
GBWP
Gain Bandwidth product
Time Domain Response
Rise and Fall Time
t , t
Vo = 1.0V step
300
5
ns
%
R
F
OS
SR
Overshoot
Vo = 1.0V step
Slew Rate
Vo = 3V step, G = -1
3
V/µs
Distortion and Noise Response
2nd Harmonic Distortion
3rd Harmonic Distortion
Total Harmonic Distortion
Input Voltage Noise
Crosstalk (FAN4274)
DC Performance
HD2
HD3
THD
Vo =1Vpp, 10kHz
Vo =1Vpp, 10kHz
Vo =1Vpp, 10kHz
-66
-67
0.1
dBc
dBc
%
e
26
nV/√Hz
dB
n
X
100kHz
-100
TALK
1
V
Input Offset Voltage
-6
0
2.1
5
+6
mV
µV/°C
pA
IO
dV
Average Drift
IO
I
Input Bias Current
bn
1
PSRR
Power Supply Rejection Ratio
DC
DC
50
73
98
200
dB
A
Open Loop Gain
dB
OL
1
I
Supply Current Per Amplifier
300
µA
S
Input Characteristics
Input Resistance
R
C
10
GΩ
pF
V
IN
IN
Input Capacitance
1.4
CMIR
Input Common Mode Voltage Range
typical (FAN4174)
typical (FAN4274)
-0.3 to
2.6
-0.3 to
3.0
V
1
CMRR
Common Mode Rejection Ratio
DC, VCM = 0V to 2.2V for FAN4174
DC, VCM = 0V to 2.7V for FAN4274
50
50
65
65
dB
dB
Output Characteristics
1
V
Output Voltage Swing
RL = 10kΩ to VS/2
RL = 1kΩ to VS/2
0.03 0.01 to 2.65
2.69
V
V
O
0.05 to
2.55
I
Short Circuit Output Current
+34/-12
mA
V
SC
V
Power Supply Operating Range
2.5 to
5.5
S
Notes:
1. 100% tested at 25°C.
www.fairchildsemi.com
4
FAN4174/FAN4274 Rev. 2D
Electrical Specifications at +5V
(VS = +5V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted)
Symbol Parameter
Conditions
Min Typ Max Units
Frequency Domain Response
-3dB Bandwidth
UGBW
BW
G = +1
3.7
2.3
3.7
MHz
MHz
MHz
-3dB Bandwidth
SS
GBWP
Gain Bandwidth product
Time Domain Response
Rise and Fall Time
t , t
Vo = 1.0V step
300
5
ns
%
R
F
OS
SR
Overshoot
Vo = 1.0V step
Slew Rate
Vo = 3V step, G = -1
3
V/µs
Distortion and Noise Response
2nd Harmonic Distortion
3rd Harmonic Distortion
Total Harmonic Distortion
Input Voltage Noise
Crosstalk (FAN4274)
DC Performance
HD2
HD3
THD
Vo =1Vpp, 10kHz
Vo =1Vpp, 10kHz
Vo =1Vpp, 10kHz
-80
-80
dBc
dBc
%
0.02
25
e
nV/√Hz
dB
n
X
100kHz
-100
TALK
1
V
Input Offset Voltage
-8
0
+8
mV
µV/°C
pA
IO
dV
Average Drift
2.9
5
IO
I
Input Bias Current
bn
1
PSRR
Power Supply Rejection Ratio
DC
DC
50
73
dB
A
Open Loop Gain
102
200
dB
OL
1
I
Supply Current Per Amplifier
300
µA
S
Input Characteristics
Input Resistance
R
C
10
GΩ
pF
V
IN
IN
Input Capacitance
1.2
CMIR
Input Common Mode Voltage Range
typical
-0.3 to
5.3
1
CMRR
Common Mode Rejection Ratio
DC, VCM = 0V to VS
58
73
dB
Output Characteristics
1
V
Output Voltage Swing
RL = 10kΩ to VS/2
RL = 1kΩ to VS/2
0.03 0.01 to 4.95
4.99
V
V
O
0.1 to
4.9
I
Short Circuit Output Current
±33
mA
V
SC
V
Power Supply Operating Range
2.5 to
5.5
S
Notes:
1. 100% tested at 25°C.
FAN4174/FAN4274 Rev. 2D
5
www.fairchildsemi.com
Typical Performance Characteristics
(VS = +2.7, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted
)
Figure 1. Non-Inverting Freq. Response (+5V)
Figure 2. Inverting Freq. Response (+5V)
1
1
0
-1
0
G = 1
R = 0
f
G = -1
-1
G = -2
G = 2
-2
-2
-3
-3
-4
-4
-5
G = 10
G = 5
-5
-6
G = -10
G = -5
-6
-7
-7
-8
-8
-9
-9
V
= 0.2V
pp
V
= 0.2V
o pp
o
-10
-10
0.1
1.0
10
0.1
1.0
10
Frequency (MHz)
Frequency (MHz)
Figure 3. Non-Inverting Freq. Response
Figure 4. Inverting Freq. Response
1
1
0
-1
0
-1
G = 1
G = -1
G = -2
R = 0
f
-2
G = 2
-2
-3
-3
-4
-4
-5
G = 10
G = 5
-5
G = -10
G = -5
-6
-6
-7
-7
-8
-8
-9
-9
V
o
= 0.2V
pp
V
= 0.2V
o pp
-10
-10
0.1
1.0
10
0.1
1.0
10
Frequency (MHz)
Frequency (MHz)
Figure 5. Frequency Response vs. C
Figure 6. Frequency Response vs. R
L
L
8
8
7
6
5
C
R
= 50pF
= 0
L
s
V
= 50mV
o
7
6
C
= 500pF
= 165Ω
L
R
5
s
C
= 1000pF
s
R = 10kΩ
L
L
R
4
4
3
= 100Ω
C
= 2000pF
L
3
R
= 65Ω
R = 1kΩ
L
s
C
= 100pF
L
2
2
R
= 0
s
R
= 200Ω
1
1
L
+
-
0
Rs
0
R
= 50Ω
L
-1
-2
-3
CL RL
-1
-2
-3
5kΩ
5kΩ
V
= 0.2V
pp
o
0.1
1.0
Frequency (MHz)
10
0.1
1.0
10
Frequency (MHz)
www.fairchildsemi.com
6
FAN4174/FAN4274 Rev. 2D
Typical Performance Characteristics
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted
)
Figure 7. Large Signal Freq. Response (+5V)
Figure 8. Open Loop Gain and Phase vs. Freq.
7
6
120
Gain
100
5
4
V
= 1V
pp
o
80
V
o
= 2V
pp
3
60
2
Phase
40
20
0
0
1
V
o
= 4V
pp
-45
-90
-135
-180
0
-1
-2
-3
-4
-20
-40
0.1
1.0
Frequency (MHz)
10
1
10
100
1k
10k 100k 1M
10M
Frequency (Hz)
Figure 9. 2nd & 3rd Harmonic Distortion
Figure 10. 2nd Harmonic Distortion vs. V
o
-46
-40
-48
-50
-52
-54
-56
-58
-60
-62
-64
-66
-68
-70
3rd; R = 10kΩ
L
100kHz
-45
-50
-55
-60
-65
50kHz
2nd; R = 200kΩ
L
3rd; R = 1kΩ
20kHz
10kHz
L
3rd; R = 200kΩ
L
-70
-75
2nd; R = 10kΩ
L
2nd; R = 1kΩ
L
-80
-85
10 20 30 40 50 60 70 80 90 100
0.5 0.75
1
1.25 1.5 1.75
2
2.25 2.5
Frequency (kHz)
Output Amplitude (Vpp
)
Figure 11. 3rd Harmonic Distortion vs. V
Figure 12. CMRR V = 5V
s
o
-40
-45
80
70
60
50
40
30
100kHz
-50
50kHz
-55
-60
20kHz
-65
10kHz
-70
-75
-80
-85
0.5 0.75
1
1.25 1.5 1.75
2
2.25 2.5
10
100
1k
10k
100k
Output Amplitude (Vpp
)
Frequency (Hz)
FAN4174/FAN4274 Rev. 2D
7
www.fairchildsemi.com
Typical Performance Characteristics
(VS = +2.7V, G = 2, RL = 10kΩ to VS/2, RF = 5kΩ; unless otherwise noted
)
Figure 13. PSRR V = 5V Figure 14. Output Swing vs. Load
s
80
1.35
1.05
0.75
0.45
0.15
-0.15
-0.45
-0.75
-1.5
70
60
50
40
R
= 200Ω
L
R
= 75Ω
L
R
= 100Ω
L
R
= 1kΩ
L
R
= 10kΩ
L
-1.35
30
10
100
1k
10k
100k
-2
-1.5 -1 -0.5
0
0.5
1
1.5
2
Frequency (Hz)
Input Voltage (0.5V/div)
Figure 15. Pulse Resp. vs. Common Mode Voltage
Figure 16. Input Voltage Noise
1.5
75
G = 1
70
65
60
55
50
45
40
35
30
25
20
15
1.2V offset
1
0.6V offset
0.5
no offset
0
-0.6V offset
-0.5
-1.2V offset
-1
-1.5
Time (0.5µs/div)
0.1k
1k
10k
100k
1M
Frequency (Hz)
www.fairchildsemi.com
8
FAN4174/FAN4274 Rev. 2D
Overdrive Recovery
Application Information
Overdrive of an amplifier occurs when the output and/or input
ranges are exceeded. The recovery time varies based on
whether the input or output is overdriven and by how much the
ranges are exceeded. The FAN4174 will typically recover in
less than 500ns from an overdrive condition.
General Description
The FAN4174 amplifier family are single supply, general pur-
pose, voltage-feedback amplifiers. Fabricated on a bi-CMOS
process. The family features a rail-to-rail input and output and is
unity gain stable.
Figure 3 shows the FAN4174 amplifier in an overdriven
condition.
The typical non-inverting circuit schematic is shown in Figure 1.
+Vs
3.0
6.8µF
G = 5
+
VS = 2.7V
2.5
2.0
1.5
1.0
0.5
Output
Input
0.01µF
In
+
Out
FAN4174
Rout
-
Rf
0
-0.5
Rg
0.1
Time (1µs/div)
Figure 1. Typical Non-inverting Configuration
Figure 3. Overdrive Recovery
Input Common Mode Voltage
Driving Capacitive Loads
The common mode input range extends to 300mV below
ground and to 100mV above Vs, in single supply operation.
Exceeding these values will not cause phase reversal. However,
if the input voltage exceeds the rails by more than 0.5V, the
input ESD devices will begin to conduct. The output will stay at
the rail during this overdrive condition. If the absolute maximum
input voltage (700mV beyond either rail) is exceeded, externally
limit the input current to ±5mA as shown in Figure 2.
The Frequency Response vs. C plot, illustrates the response of the
L
FAN4174 amplifier family. A small series resistance (R ) at the
s
output of the amplifier, illustrated in Figure 4, will improve stabil-
ity and settling performance.
R
values in the Frequency
s
Response vs. C plot were chosen to achieve maximum band-
L
width with less than 2dB of peaking. For maximum flatness,
use a larger R . Capacitive loads larger than 500pF require the
s
use of R .
s
+
-
Rs
-
V
o
CL RL
Rf
V
in
+
Rg
10kΩ
Figure 2. Circuit for Input Current Protection
Figure 4. Typical Topology for driving
a capacitive load
Power Dissipation
Driving a capacitive load introduces phase-lag into the output
signal, which reduces phase margin in the amplifier. The unity
gain follower is the most sensitive configuration. In a unity gain
follower configuration, the FAN4174 amplifier family requires a
300Ω series resistor to drive a 100pF load.
The maximum internal power dissipation allowed is directly
related to the maximum junction temperature. If the maximum
junction temperature exceeds 150°C, some performance
degradation will occur. If the maximum junction temperature
exceeds 150°C for an extended time, device failure may occur.
FAN4174/FAN4274 Rev. 2D
9
www.fairchildsemi.com
Layout Considerations
General layout and supply bypassing play major roles in high
frequency performance. Fairchild has evaluation boards to use
as a guide for high frequency layout and as an aid in device test-
ing and characterization. Follow the steps below as a basis for
high frequency layout:
•
•
•
•
Include 6.8µF and 0.01µF ceramic capacitors
Place the 6.8µF capacitor within 0.75 inches of the power pin
Place the 0.01µF capacitor within 0.1 inches of the power pin
Remove the ground plane under and around the part,
especially near the input and output pins to reduce parasitic
capacitance
•
Minimize all trace lengths to reduce series inductances
Refer to the evaluation board layouts shown in Figure 6 for more
information.
When evaluating only one channel, complete the following on
the unused channel:
1. Ground the non-inverting input
2. Short the output to the inverting input
Figure 5a. FAN4174 Evaluation Board Schematic
(KEB002/KEB011)
Evaluation Board Information
The following evaluation boards are available to aid in the test-
ing and layout of this device:
Eval Bd
Description
Products
KEB002 Single Channel, Dual Supply, FAN4174IS5X
5 and 6 lead SOT23
KEB010 Dual Channel, Dual Supply
8 lead MSOP
FAN4274IMU8X
KEB011 Single Channel, Dual Supply, FAN4174IP5X
5 and 6 lead SC70
Evaluation board schematics are shown in Figures 5a and 5b,
layouts are shown in Figure 6a through 6d.
Figure 5b. FAN4274 Evaluation Board Schematic
(KEB010)
FAN4174/FAN4274 Rev. 2D
10
www.fairchildsemi.com
Figure 6a: KEB002 (top side)
Figure 6b: KEB002 (bottom side)
Figure 6c: KEB010 (top side)
Figure 6d: KEB010 (bottom side)
FAN4174/FAN4274 Rev. 2D
11
www.fairchildsemi.com
Mechanical Dimensions
SOT-23
C
L
e
b
2
SYMBOL
MIN
0.90
0.00
0.90
0.25
0.09
2.80
2.60
1.50
0.35
MAX
1.45
0.15
1.30
0.50
0.20
3.10
3.00
1.75
0.55
A
A1
A2
b
C
D
E
E1
L
C
L
C
L
E
E1
e1
D
e
e1
α
0.95 ref
1.90 ref
α
C
0
10
C
L
NOTE:
1. All dimensions are in millimeters.
Foot length measured reference to flat
foot surface parallel to DATUM 'A' and lead surface.
2
A
A2
3. Package outline exclusive of mold flash & metal burr.
4. Package outline inclusive of solder plating.
5. Comply to EIAJ SC74A.
A1
6. Package ST 0003 REV A supercedes SOT-D-2005 REV C.
C
L
SC70
e
b
L
SYMBOL
MIN
MAX
e
D
0.65 BSC
1.80
2.20
0.30
1.35
2.40
0.40
1.00
0.10
1.10
0.18
0.30
C
L
C
L
b
E
0.15
1.15
1.80
0.10
0.80
0.00
0.80
0.10
1.10
HE
E
HE
Q1
A2
A1
A
Q1
c
L
C
D
C
L
NOTE:
1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating.
3. Dimensions are exclusive of mold flashing and metal burr.
4. All speccifications comply to EIAJ SC70.
A
A2
A1
02
e
S
MSOP
MSOP-8
MIN
1.10
0.10
0.86
3.00
2.95
4.90
3.00
2.95
0.51
0.51
0.15
0.15
0.31
0.41
0.33
SYMBOL
MAX
–
A
A1
A2
D
D2
E
E1
E2
E3
E4
R
R1
t1
t2
b
b1
c
t1
0.05
0.08
0.10
0.10
0.15
0.10
0.10
0.13
0.13
+0.15/-0.06
+0.15/-0.06
0.08
0.08
+0.07/-0.08
0.05
0.05
R1
R
E/2 2X
t2
– H –
Gauge
Plane
3
7
E1
0.25mm
01
L
03
2
– B –
A B
E3
E4
L1
Detail A
b
ccc
C
1
2
Scale 40:1
c
c1
2
4
6
b1
Detail A
0.30
0.18
D2
A2
E2
Section A - A
c1
01
02
03
L
L1
aaa
bbb
ccc
e
0.15
3.0
12.0
12.0
0.55
0.95 BSC
0.10
0.08
0.25
+0.03/-0.02
5
3.0
3.0
3.0
0.15
–
–
–
–
–
A
A
– A –
b
A
E1
E
bbb
M
D
A
B C
A1
aaa
A
3
4
NOTE:
0.65 BSC
0.525 BSC
S
–
1
2
3
4
5
6
7
All dimensions are in millimeters (angle in degrees), unless otherwise specified.
Datums – B – and – C – to be determined at datum plane – H – .
Dimensions "D" and "E1" are to be determined at datum – H – .
Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package.
Cross sections A – A to be determined at 0.13 to 0.25mm from the leadtip.
Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs.
Dimension "E1" and "E2" does not include interlead flash or protrusion.
www.fairchildsemi.com
12
FAN4174/FAN4274 Rev. 2D
Ordering Information
Model
FAN4174
FAN4174
FAN4274
Part Number
Lead Free
Package
SOT23-5
SC70-5
Container
Reel
Pack Qty.
3000
FAN4174IS5X_NL
FAN4174IP5X_NL
FAN4274IMU8X
Yes
Yes
Yes
Reel
3000
MSOP-8
Reel
3000
Temperature Range: -40°C to +85°C
FAN4174/FAN4274 Rev. 2D
13
www.fairchildsemi.com
75$'(0$5.6
7KHꢀIROORZLQJꢀDUHꢀUHJLVWHUHGꢀDQGꢀXQUHJLVWHUHGꢀWUDGHPDUNVꢀ)DLUFKLOGꢀ6HPLFRQGXFWRUꢀRZQVꢀRUꢀLVꢀDXWKRUL]HGꢀWRꢀXVHꢀDQGꢀLV
QRWꢀLQWHQGHGꢀWRꢀEHꢀDQꢀH[KDXVWLYHꢀOLVWꢀRIꢀDOOꢀVXFKꢀWUDGHPDUNVꢂ
¡
$&([
323
630
,QWHOOL0$;
,623/$1$5
ꢀꢀꢀ/LWWOH)(7
0,&52&283/(5
0LFUR)(7
0LFUR3DN
0,&52:,5(
06;
)$67
$FWLYH$UUD\
%RWWRPOHVV
3RZHUꢈꢊꢋ
3RZHU(GJH
3RZHU6DYHU
6WHDOWK
)$67U
6XSHU)(7
6XSHU627ꢌꢍ
6XSHU627ꢌꢎ
6XSHU627ꢌꢏ
ꢀꢀꢀꢀꢀꢀꢀꢀ)36
&RRO)(7
&526692/7
'20(
)5)(7
¡
3RZHU7UHQFK
*OREDO2SWRLVRODWRU
*72
¡
4)(7
46
(FR63$5.
(ꢈ&026
(Q6LJQD
)$&7
6\QF)(7
+L6H&
¡
,ꢈ&
47ꢀ2SWRHOHFWURQLFV 7LQ\/RJLF
4XLHWꢀ6HULHV
5DSLG&RQILJXUH
5DSLG&RQQHFW
M6HU'HV
7,1<2372
06;3UR
Lꢀ/R
,PSOLHG'LVFRQQHFW
7UX7UDQVODWLRQ
8+&
2&;
)$&7ꢀ4XLHWꢀ6HULHV
2&;3UR
¡
¡
8OWUD)(7
2372/2*,&
$FURVVꢀWKHꢀERDUGꢂꢀ$URXQGꢀWKHꢀZRUOGꢂ
¡
6,/(17ꢀ6:,7&+(5 8QL)(7
23723/$1$5
3$&0$1
¡
7KHꢀ3RZHUꢀ)UDQFKLVH
60$57ꢀ67$57
9&;
3URJUDPPDEOHꢀ$FWLYHꢀ'URRS
',6&/$,0(5
)$,5&+,/'ꢀ6(0,&21'8&725ꢀ5(6(59(6ꢀ7+(ꢀ5,*+7ꢀ72ꢀ0$.(ꢀ&+$1*(6ꢀ:,7+287ꢀ)857+(5ꢀ127,&(ꢀ72ꢀ$1<
352'8&76ꢀ+(5(,1ꢀ72ꢀ,03529(ꢀ5(/,$%,/,7<ꢁꢀ)81&7,21ꢀ25ꢀ'(6,*1ꢂꢀ)$,5&+,/'ꢀ'2(6ꢀ127ꢀ$6680(ꢀ$1<ꢀ/,$%,/,7<
$5,6,1*ꢀ287ꢀ2)ꢀ7+(ꢀ$33/,&$7,21ꢀ25ꢀ86(ꢀ2)ꢀ$1<ꢀ352'8&7ꢀ25ꢀ&,5&8,7ꢀ'(6&5,%('ꢀ+(5(,1ꢃꢀ1(,7+(5ꢀ'2(6ꢀ,7
&219(<ꢀ$1<ꢀ/,&(16(ꢀ81'(5ꢀ,76ꢀ3$7(17ꢀ5,*+76ꢁꢀ125ꢀ7+(ꢀ5,*+76ꢀ2)ꢀ27+(56ꢂ
/,)(ꢀ6833257ꢀ32/,&<
)$,5&+,/'¶6ꢀ352'8&76ꢀ$5(ꢀ127ꢀ$87+25,=('ꢀ)25ꢀ86(ꢀ$6ꢀ&5,7,&$/ꢀ&20321(176ꢀ,1ꢀ/,)(ꢀ6833257
'(9,&(6ꢀ25ꢀ6<67(06ꢀ:,7+287ꢀ7+(ꢀ(;35(66ꢀ:5,77(1ꢀ$33529$/ꢀ2)ꢀ)$,5&+,/'ꢀ6(0,&21'8&725ꢀ&25325$7,21ꢂ
$VꢀXVHGꢀKHUHLQꢄ
ꢅꢂꢀ/LIHꢀVXSSRUWꢀGHYLFHVꢀRUꢀV\VWHPVꢀDUHꢀGHYLFHVꢀRU
V\VWHPVꢀZKLFKꢁꢀꢆDꢇꢀDUHꢀLQWHQGHGꢀIRUꢀVXUJLFDOꢀLPSODQWꢀLQWR
WKHꢀERG\ꢁꢀRUꢀꢆEꢇꢀVXSSRUWꢀRUꢀVXVWDLQꢀOLIHꢁꢀRUꢀꢆFꢇꢀZKRVH
IDLOXUHꢀWRꢀSHUIRUPꢀZKHQꢀSURSHUO\ꢀXVHGꢀLQꢀDFFRUGDQFH
ZLWKꢀLQVWUXFWLRQVꢀIRUꢀXVHꢀSURYLGHGꢀLQꢀWKHꢀODEHOLQJꢁꢀFDQꢀEH
UHDVRQDEO\ꢀH[SHFWHGꢀWRꢀUHVXOWꢀLQꢀVLJQLILFDQWꢀLQMXU\ꢀWRꢀWKH
XVHUꢂ
ꢈꢂꢀ$ꢀFULWLFDOꢀFRPSRQHQWꢀLVꢀDQ\ꢀFRPSRQHQWꢀRIꢀDꢀOLIH
VXSSRUWꢀGHYLFHꢀRUꢀV\VWHPꢀZKRVHꢀIDLOXUHꢀWRꢀSHUIRUPꢀFDQ
EHꢀUHDVRQDEO\ꢀH[SHFWHGꢀWRꢀFDXVHꢀWKHꢀIDLOXUHꢀRIꢀWKHꢀOLIH
VXSSRUWꢀGHYLFHꢀRUꢀV\VWHPꢁꢀRUꢀWRꢀDIIHFWꢀLWVꢀVDIHW\ꢀRU
HIIHFWLYHQHVVꢂ
352'8&7ꢀ67$786ꢀ'(),1,7,216
'HILQLWLRQꢀ RIꢀ 7HUPV
'DWDVKHHWꢀ ,GHQWLILFDWLRQ
3URGXFWꢀ6WDWXV
'HILQLWLRQ
$GYDQFHꢀ,QIRUPDWLRQ
)RUPDWLYHꢀRU
,Qꢀ'HVLJQ
7KLVꢀGDWDVKHHWꢀFRQWDLQVꢀWKHꢀGHVLJQꢀVSHFLILFDWLRQVꢀIRU
SURGXFWꢀGHYHORSPHQWꢂꢀ6SHFLILFDWLRQVꢀPD\ꢀFKDQJHꢀLQ
DQ\ꢀPDQQHUꢀZLWKRXWꢀQRWLFHꢂ
3UHOLPLQDU\
)LUVWꢀ3URGXFWLRQ
7KLVꢀGDWDVKHHWꢀFRQWDLQVꢀSUHOLPLQDU\ꢀGDWDꢁꢀDQG
VXSSOHPHQWDU\ꢀGDWDꢀZLOOꢀEHꢀSXEOLVKHGꢀDWꢀDꢀODWHUꢀGDWHꢂ
)DLUFKLOGꢀ6HPLFRQGXFWRUꢀUHVHUYHVꢀWKHꢀULJKWꢀWRꢀPDNH
FKDQJHVꢀDWꢀDQ\ꢀWLPHꢀZLWKRXWꢀQRWLFHꢀLQꢀRUGHUꢀWRꢀLPSURYH
GHVLJQꢂ
1Rꢀ,GHQWLILFDWLRQꢀ1HHGHG
2EVROHWH
)XOOꢀ3URGXFWLRQ
7KLVꢀGDWDVKHHWꢀFRQWDLQVꢀILQDOꢀVSHFLILFDWLRQVꢂꢀ)DLUFKLOG
6HPLFRQGXFWRUꢀUHVHUYHVꢀWKHꢀULJKWꢀWRꢀPDNHꢀFKDQJHVꢀDW
DQ\ꢀWLPHꢀZLWKRXWꢀQRWLFHꢀLQꢀRUGHUꢀWRꢀLPSURYHꢀGHVLJQꢂ
1RWꢀ,Qꢀ3URGXFWLRQ
7KLVꢀGDWDVKHHWꢀFRQWDLQVꢀVSHFLILFDWLRQVꢀRQꢀDꢀSURGXFW
WKDWꢀKDVꢀEHHQꢀGLVFRQWLQXHGꢀE\ꢀ)DLUFKLOGꢀVHPLFRQGXFWRUꢂ
7KHꢀGDWDVKHHWꢀLVꢀSULQWHGꢀIRUꢀUHIHUHQFHꢀLQIRUPDWLRQꢀRQO\ꢂ
5HYꢂꢀ,ꢅꢉ
FAN4174/FAN4274 Rev. 2D
14
www.fairchildsemi.com
相关型号：
©2020 ICPDF网 联系我们和版权申明