FQD17P06TM [FAIRCHILD]
Power Field-Effect Transistor, 12A I(D), 60V, 0.135ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, TO-252, DPAK-3;型号: | FQD17P06TM |
厂家: | FAIRCHILD SEMICONDUCTOR |
描述: | Power Field-Effect Transistor, 12A I(D), 60V, 0.135ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, TO-252, DPAK-3 开关 脉冲 晶体管 |
文件: | 总9页 (文件大小:680K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
May 2001
TM
QFET
FQD17P06 / FQU17P06
60V P-Channel MOSFET
General Description
Features
These P-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand a high energy pulse in the
avalanche and commutation modes. These devices are
well suited for low voltage applications such as automotive,
DC/DC converters, and high efficiency switching for power
management in portable and battery operated products.
•
•
•
•
•
•
-12A, -60V, R
= 0.135Ω @V = -10 V
DS(on) GS
Low gate charge ( typical 21 nC)
Low Crss ( typical 80 pF)
Fast switching
100% avalanche tested
Improved dv/dt capability
S
!
D
●
●
G!
▶
▲
●
I-PAK
FQU Series
D-PAK
FQD Series
G
S
G
D
S
!
D
Absolute Maximum Ratings
T = 25°C unless otherwise noted
C
Symbol
Parameter
FQD17P06 / FQU17P06
Units
V
V
I
Drain-Source Voltage
-60
-12
DSS
- Continuous (T = 25°C)
Drain Current
A
D
C
- Continuous (T = 100°C)
-7.6
A
C
I
(Note 1)
Drain Current
- Pulsed
-48
A
DM
V
E
I
Gate-Source Voltage
± 25
300
V
GSS
(Note 2)
(Note 1)
(Note 1)
(Note 3)
Single Pulsed Avalanche Energy
Avalanche Current
mJ
A
AS
-12
AR
E
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
4.4
mJ
V/ns
W
AR
dv/dt
-7.0
Power Dissipation (T = 25°C) *
2.5
P
A
D
Power Dissipation (T = 25°C)
44
W
C
- Derate above 25°C
Operating and Storage Temperature Range
0.35
-55 to +150
W/°C
°C
T , T
J
STG
Maximum lead temperature for soldering purposes,
T
300
°C
L
1/8" from case for 5 seconds
Thermal Characteristics
Symbol
Parameter
Typ
--
Max
2.85
50
Units
°C/W
°C/W
°C/W
R
R
R
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Ambient *
Thermal Resistance, Junction-to-Ambient
θJC
θJA
θJA
--
--
110
* When mounted on the minimum pad size recommended (PCB Mount)
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Elerical Characteristics
T = 25°C unless otherwise noted
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
BV
V
= 0 V, I = -250 µA
GS D
Drain-Source Breakdown Voltage
-60
--
--
--
--
V
DSS
∆BV
Breakdown Voltage Temperature
Coefficient
DSS
I
= -250 µA, Referenced to 25°C
-0.06
V/°C
D
/
∆T
J
I
V
V
V
V
= -60 V, V = 0 V
--
--
--
--
--
--
--
--
-1
µA
µA
nA
nA
DSS
DS
GS
Zero Gate Voltage Drain Current
= -48 V, T = 125°C
-10
DS
GS
GS
C
I
= -25 V, V = 0 V
Gate-Body Leakage Current, Forward
Gate-Body Leakage Current, Reverse
-100
100
GSSF
DS
I
= 25 V, V = 0 V
GSSR
DS
On Characteristics
V
V
V
V
= V , I = -250 µA
Gate Threshold Voltage
-2.0
--
--
-4.0
0.135
--
V
Ω
S
GS(th)
DS
GS
DS
GS
D
R
Static Drain-Source
On-Resistance
DS(on)
= -10 V, I = -6.0 A
0.11
8.7
D
(Note 4)
g
= -30 V, I = -6.0 A
Forward Transconductance
--
FS
D
Dynamic Characteristics
C
C
C
Input Capacitance
--
--
--
690
325
80
900
420
105
pF
pF
pF
iss
V
= -25 V, V = 0 V,
GS
DS
Output Capacitance
oss
rss
f = 1.0 MHz
Reverse Transfer Capacitance
Switching Characteristics
t
t
t
t
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
--
--
--
--
--
--
--
13
100
22
35
210
55
130
27
--
ns
ns
d(on)
V
= -30 V, I = -8.5 A,
DD
D
r
R
= 25 Ω
G
ns
d(off)
f
(Note 4, 5)
(Note 4, 5)
60
ns
Q
Q
Q
21
nC
nC
nC
g
V
V
= -48 V, I = -17 A,
DS
D
4.2
10
= -10 V
gs
gd
GS
--
Drain-Source Diode Characteristics and Maximum Ratings
I
Maximum Continuous Drain-Source Diode Forward Current
--
--
--
--
--
--
--
-12
-48
-4.0
--
A
A
S
I
Maximum Pulsed Drain-Source Diode Forward Current
SM
V
t
V
V
= 0 V, I = -12 A
Drain-Source Diode Forward Voltage
Reverse Recovery Time
--
V
SD
GS
S
= 0 V, I = -17 A,
92
0.32
ns
µC
rr
GS
S
(Note 4)
dI / dt = 100 A/µs
Q
Reverse Recovery Charge
--
F
rr
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 2.4mH, I = -12A, V = -25V, R = 25 Ω, Starting T = 25°C
AS
DD
G
J
3. I ≤ -17A, di/dt ≤ 300A/µs, V
≤ BV Starting T = 25°C
SD
DD
DSS, J
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Typical Characteristics
VGS
Top : - 15.0 V
- 10.0 V
- 8.0 V
- 7.0 V
- 6.0 V
101
101
- 5.5 V
- 5.0 V
Bottom : - 4.5 V
℃
150
100
℃
25
100
※
Notes :
μ
※
Notes :
℃
-55
1. 250 s Pulse Test
1. VDS = -30V
℃
2. TC = 25
μ
2. 250 s Pulse Test
-1
10
10-1
100
101
2
4
6
8
10
-VGS , Gate-Source Voltage [V]
-VDS, Drain-Source Voltage [V]
Figure 1. On-Region Characteristics
Figure 2. Transfer Characteristics
0.40
0.36
0.32
0.28
0.24
0.20
0.16
0.12
0.08
0.04
0.00
101
VGS = - 10V
VGS = - 20V
100
℃
150
℃
25
※
Notes :
1. VGS = 0V
※
℃
Note : T = 25
J
μ
2. 250 s Pulse Test
-1
10
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4
-VSD , Source-Drain Voltage [V]
0
10
20
30
40
50
60
-ID , Drain Current [A]
Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation vs. Source Current
and Temperature
12
2000
1800
1600
1400
1200
1000
800
C
iss = Cgs + Cgd (Cds = shorted)
Coss = Cds + C
gd
Crss = Cgd
10
8
VDS = -30V
VDS = -48V
Coss
※
Notes :
C
iss
1. VGS = 0 V
2. f = 1 MHz
6
4
600
C
rss
400
2
200
※
Note : ID = -17 A
20
0
10
0
-1
100
101
0
4
8
12
16
24
QG, Total Gate Charge [nC]
VDS, Drain-Source Voltage [V]
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Typical Characteristics (Continued)
2.5
2.0
1.5
1.0
0.5
0.0
1.2
1.1
1.0
※Notes :
1. VGS = 0 V
2. ID = -250 μ A
0.9
※
Notes :
1. VGS = -10 V
2. ID = -6.0 A
0.8
-100
-50
0
50
100
150
200
-100
-50
0
50
100
150
200
TJ, Junction Temperature [oC]
TJ, Junction Temperature [oC]
Figure 7. Breakdown Voltage Variation
vs. Temperature
Figure 8. On-Resistance Variation
vs. Temperature
12
10
8
Operation in This Area
is Limited by R DS(on)
102
101
100
100 µs
1 ms
10 ms
6
DC
4
※
Notes :
1. TC = 25 o
2. TJ = 150 o
C
2
C
3. Single Pulse
-1
0
25
10
100
101
102
50
75
100
125
150
℃
TC, Case Temperature [
]
-VDS, Drain-Source Voltage [V]
Figure 9. Maximum Safe Operating Area
Figure 10. Maximum Drain Current
vs. Case Temperature
D = 0 .5
1 0 0
※
N o te s
1 . Z θ J C(t)
2 . D u ty F a c to r, D = t1 /t2
:
℃
/W M a x .
=
2 .8 5
0 .2
3 . T J M
-
T C
=
P D
*
Z θ J C(t)
0 .1
M
0 .0 5
1 0 -1
0 .0 2
PDM
0 .0 1
s in g le p u ls e
t1
t2
1 0 -2
1 0 -5
1 0 -4
1 0 -3
1 0 -2
1 0 -1
1 0 0
1 0 1
t1 , S q u a re W a v e P u ls e D u ra tio n [s e c ]
Figure 11. Transient Thermal Response Curve
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Gate Charge Test Circuit & Waveform
VGS
Same Type
50KΩ
as DUT
Qg
12V
200nF
-10V
300nF
VDS
VGS
Qgs
Qgd
DUT
-3mA
Charge
Resistive Switching Test Circuit & Waveforms
RL
t on
t off
VDS
td(on)
tr
td(off)
tf
VDD
VGS
VGS
RG
10%
DUT
-10V
90%
VDS
Unclamped Inductive Switching Test Circuit & Waveforms
BVDSS
--------------------
BVDSS - VDD
L
1
2
2
----
EAS
=
LIAS
VDS
ID
t p
Time
VDD
VDS (t)
RG
VDD
ID (t)
DUT
-10V
IAS
t p
BVDSS
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Peak Diode Recovery dv/dt Test Circuit & Waveforms
+
VDS
DUT
_
I SD
L
Driver
RG
Compliment of DUT
(N-Channel)
VDD
VGS
• dv/dt controlled by RG
• ISD controlled by pulse period
Gate Pulse Width
--------------------------
VGS
D =
Gate Pulse Period
10V
( Driver )
Body Diode Reverse Current
IRM
I SD
( DUT )
di/dt
IFM , Body Diode Forward Current
VSD
VDS
( DUT )
Body Diode
VDD
Forward Voltage Drop
Body Diode Recovery dv/dt
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Package Dimensions
DPAK
6.60 ±0.20
5.34 ±0.30
2.30 ±0.10
0.50 ±0.10
(0.50)
(4.34)
(0.50)
MAX0.96
0.76 ±0.10
0.50 ±0.10
1.02 ±0.20
2.30 ±0.20
2.30TYP
2.30TYP
[2.30±0.20]
[2.30±0.20]
6.60 ±0.20
(5.34)
(5.04)
(1.50)
(2XR0.25)
0.76 ±0.10
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
Package Dimensions (Continued)
IPAK
2.30 ±0.20
0.50 ±0.10
6.60 ±0.20
5.34 ±0.20
(0.50)
(4.34)
(0.50)
MAX0.96
0.76 ±0.10
0.50 ±0.10
2.30TYP
2.30TYP
[2.30±0.20]
[2.30±0.20]
©2001 Fairchild Semiconductor Corporation
Rev. A2. May 2001
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not
intended to be an exhaustive list of all such trademarks.
SuperSOT™-3
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
DenseTrench™
DOME™
EcoSPARK™
E2CMOS™
EnSigna™
FAST®
FASTr™
FRFET™
GlobalOptoisolator™
GTO™
OPTOPLANAR™
PACMAN™
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
UHC™
POP™
PowerTrench®
QFET™
HiSeC™
QS™
UltraFET®
VCX™
ISOPLANAR™
LittleFET™
MicroFET™
MICROWIRE™
OPTOLOGIC™
QT Optoelectronics™
Quiet Series™
SLIENT SWITCHER®
SMART START™
Stealth™
FACT™
FACT Quiet Series™
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Definition
Advance Information
Formative or In
Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary
First Production
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed
Obsolete
Full Production
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Not In Production
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
©2001 Fairchild Semiconductor Corporation
Rev. H2
相关型号:
FQD18N20V2TF
Power Field-Effect Transistor, 15A I(D), 200V, 0.14ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, LEAD FREE, DPAK-3
FAIRCHILD
FQD19N10LTF
Power Field-Effect Transistor, 15.6A I(D), 100V, 0.11ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-252, DPAK-3
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明