FQU6N40C [FAIRCHILD]
400V N-Channel MOSFET; 400V N沟道MOSFET型号: | FQU6N40C |
厂家: | FAIRCHILD SEMICONDUCTOR |
描述: | 400V N-Channel MOSFET |
文件: | 总9页 (文件大小:624K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
TM
QFET
FQD6N40C / FQU6N40C
400V N-Channel MOSFET
General Description
Features
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for high efficiency switched mode power supplies,
electronic lamp ballasts based on half bridge topology.
•
•
•
•
•
•
4.5A, 400V, R
= 1.0 Ω @V = 10 V
DS(on) GS
Low gate charge ( typical 16nC)
Low Crss ( typical 15pF)
Fast switching
100% avalanche tested
Improved dv/dt capability
D
!
D
●
◀
▲
●
●
G!
I-PAK
FQU Series
D-PAK
FQD Series
G
S
G D S
!
S
Absolute Maximum Ratings
T = 25°C unless otherwise noted
C
Symbol
Parameter
FQD6N40C / FQU6N40C
Units
V
V
I
Drain-Source Voltage
400
4.5
DSS
- Continuous (T = 25°C)
Drain Current
A
D
C
- Continuous (T = 100°C)
2.7
A
C
I
(Note 1)
Drain Current
- Pulsed
18
A
DM
V
E
I
Gate-Source Voltage
± 30
270
V
GSS
AS
(Note 2)
(Note 1)
(Note 1)
(Note 3)
Single Pulsed Avalanche Energy
Avalanche Current
mJ
A
4.5
AR
E
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
4.8
mJ
V/ns
W
AR
dv/dt
4.5
Power Dissipation (T = 25°C)*
2.5
A
P
D
Power Dissipation (T = 25°C)
48
W
C
- Derate above 25°C
Operating and Storage Temperature Range
0.38
-55 to +150
W/°C
°C
T , T
J
STG
Maximum lead temperature for soldering purposes,
T
300
°C
L
1/8" from case for 5 seconds
Thermal Characteristics
Symbol
Parameter
Typ
--
Max
2.6
50
Units
°C/W
°C/W
°C/W
R
R
R
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Ambient.*
Thermal Resistance, Junction-to-Ambient.
θJC
θJA
θJA
--
--
110
* When mounted on the minimum pad size recommended (PCB Mount)
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Electrical Characteristics
T = 25°C unless otherwise noted
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
BV
V
= 0 V, I = 250 µA
GS D
Drain-Source Breakdown Voltage
400
--
--
--
--
V
DSS
∆BV
Breakdown Voltage Temperature
Coefficient
DSS
I
= 250 µA, Referenced to 25°C
0.54
V/°C
D
/
∆T
J
I
V
V
V
V
= 400 V, V = 0 V
--
--
--
--
--
--
--
--
1
µA
µA
nA
nA
DSS
DS
GS
Zero Gate Voltage Drain Current
= 320 V, T = 125°C
10
DS
GS
GS
C
I
= 30 V, V = 0 V
Gate-Body Leakage Current, Forward
Gate-Body Leakage Current, Reverse
100
-100
GSSF
DS
I
= -30 V, V = 0 V
GSSR
DS
On Characteristics
V
V
V
V
= V , I = 250 µA
Gate Threshold Voltage
2.0
--
--
4.0
1
V
Ω
S
GS(th)
DS
GS
DS
GS
D
R
Static Drain-Source
On-Resistance
DS(on)
= 10 V, I = 2.25A
0.83
4.7
D
g
= 40 V, I = 2.25A
(Note 4)
Forward Transconductance
--
--
FS
D
Dynamic Characteristics
C
C
C
Input Capacitance
--
--
--
480
80
625
105
20
pF
pF
pF
iss
V
= 25 V, V = 0 V,
GS
DS
Output Capacitance
oss
rss
f = 1.0 MHz
Reverse Transfer Capacitance
15
Switching Characteristics
t
t
t
t
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
--
--
--
--
--
--
--
13
65
21
38
16
2.3
8.2
35
140
55
85
20
--
ns
ns
d(on)
V
= 200 V, I = 6A,
DD
D
r
R
= 25 Ω
G
ns
d(off)
f
(Note 4, 5)
(Note 4, 5)
ns
Q
Q
Q
nC
nC
nC
g
V
V
= 320 V, I = 6A,
DS
D
= 10 V
gs
gd
GS
--
Drain-Source Diode Characteristics and Maximum Ratings
I
Maximum Continuous Drain-Source Diode Forward Current
--
--
--
--
--
--
--
4.5
18
1.4
--
A
A
S
I
Maximum Pulsed Drain-Source Diode Forward Current
SM
V
t
V
V
= 0 V, I = 4.5 A
Drain-Source Diode Forward Voltage
Reverse Recovery Time
--
V
SD
GS
S
= 0 V, I = 6 A,
230
1.7
ns
µC
rr
GS
S
dI / dt = 100 A/µs
(Note 4)
Q
Reverse Recovery Charge
--
F
rr
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 13.7 mH, I = 6 A, V = 50V, R = 25 Ω, Starting T = 25°C
AS
DD
G
J
3. I ≤ 6A, di/dt ≤ 200A/µs, V ≤ BV
Starting T = 25°C
SD
DD
DSS,
J
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Typical Characteristics
VGS
Top :
15.0V
10.0 V
8.0 V
7.0 V
6.5 V
6.0 V
5.5 V
101
101
Bottom: 5.0V
150oC
100
25oC
-55oC
100
※
Notes :
※
Notes :
μ
-1
10
1. V = 40V
2. 250 s Pulse Test
1. 250 s Pulse Test
2. TC = 25
DS μ
℃
-1
10
-1
10
100
101
2
4
6
8
10
VGS, Gate-Source Voltage [V]
VDS, Drain-Source Voltage [V]
Figure 1. On-Region Characteristics
Figure 2. Transfer Characteristics
3.5
3.0
2.5
2.0
1.5
1.0
0.5
1
10
VGS = 10V
0
10
VGS = 20V
※
Notes :
℃
150
℃
25
1. V = 0V
2. 250 s Pulse Test
GS μ
※
℃
Note : T = 25
J
-1
10
0
5
10
15
20
0.2
0.4
0.6
0.8
1.0
1.2
1.4
ID, Drain Current [A]
VSD, Source-Drain voltage [V]
Figure 3. On-Resistance Variation vs
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation with Source Current
and Temperature
1200
12
10
8
C
iss = Cgs + Cgd (Cds = shorted)
Coss = Cds + C
gd
VDS = 80V
Crss = C
gd
1000
800
600
400
200
0
VDS = 200V
VDS = 320V
C
iss
C
6
oss
4
※
Notes ;
1. VGS = 0 V
2. f = 1MHz
C
rss
2
※
Note: ID = 6A
0
-1
100
101
0
5
10
15
20
10
QG, Total Gate Charge [nC]
VDS, Drain-Source Voltage [V]
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Typical Characteristics (Continued)
1.2
1.1
1.0
3.0
2.5
2.0
1.5
1.0
0.5
0.0
※Notes :
0.9
1. VGS = 0 V
※
Notes :
2. ID= 250 μA
1. VGS = 10 V
2. ID = 2.25 A
0.8
-100
-100
-50
0
50
100
150
200
-50
0
50
100
150
200
T, Junction Temperature [oC]
T, Junction Temperature [oC]
J
J
Figure 7. Breakdown Voltage Variation
vs Temperature
Figure 8. On-Resistance Variation
vs Temperature
102
5
Operation in This Area
is Limited by R DS(on)
4
3
2
1
0
101
100
10 µs
100 µs
1 ms
10 ms
DC
-1
10
※
Notes :
1. TC = 25 oC
2. T = 150 oC
J
3. Single Pulse
-2
10
100
101
102
103
25
50
75
100
125
150
℃
TC, Case Temperature [ ]
VDS, Drain-Source Voltage [V]
Figure 10. Maximum Drain Current
vs Case Temperature
Figure 9. Maximum Safe Operating Area
D = 0 .5
1 0 0
※
N otes
1. Zθ JC (t)
2. D uty Factor, D =t1/t2
:
℃
/W M ax.
=
2.6
0 .2
0 .1
3. TJM
-
T C
=
P D M
*
Z θ JC(t)
0 .0 5
PDM
1 0 -1
0 .0 2
t1
0 .0 1
sin g le p u lse
t2
1 0-5
1 0-4
1 0-3
1 0-2
1 0-1
1 00
1 01
t1 , S q u a re W a v e P u ls e D u ra tio n [s e c ]
Figure 11. Transient Thermal Response Curve
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Gate Charge Test Circuit & Waveform
VGS
Same Type
50Kꢀ
as DUT
Qg
12V
200nF
10V
300nF
VDS
VGS
Qgs
Qgd
DUT
3mA
Charge
Resistive Switching Test Circuit & Waveforms
RL
VDS
90%
VDS
VDD
VGS
RG
10%
VGS
DUT
10V
td(on)
tr
td(off)
tf
t on
t off
Unclamped Inductive Switching Test Circuit & Waveforms
BVDSS
--------------------
BVDSS - VDD
L
1
2
2
----
EAS
=
LIAS
VDS
ID
BVDSS
IAS
RG
VDD
ID (t)
VDD
VDS (t)
DUT
10V
t p
t p
Time
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Peak Diode Recovery dv/dt Test Circuit & Waveforms
+
DUT
VDS
_
I SD
L
Driver
RG
Same Type
as DUT
VDD
VGS
• dv/dt controlled by RG
• ISD controlled by pulse period
Gate Pulse Width
--------------------------
VGS
D =
Gate Pulse Period
10V
( Driver )
IFM , Body Diode Forward Current
I SD
di/dt
( DUT )
IRM
Body Diode Reverse Current
Body Diode Recovery dv/dt
VSD
VDS
( DUT )
VDD
Body Diode
Forward Voltage Drop
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Package Dimensions
D-PAK
6.60 ±0.20
5.34 ±0.30
2.30 ±0.10
0.50 ±0.10
(0.50)
(4.34)
(0.50)
MAX0.96
0.76 ±0.10
0.50 ±0.10
1.02 ±0.20
2.30 ±0.20
2.30TYP
2.30TYP
[2.30±0.20]
[2.30±0.20]
6.60 ±0.20
(5.34)
(5.04)
(1.50)
(2XR0.25)
0.76 ±0.10
Dimensions in Millimeters
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
Package Dimensions (Continued)
I-PAK
2.30 ±0.20
0.50 ±0.10
6.60 ±0.20
5.34 ±0.20
(0.50)
(4.34)
(0.50)
MAX0.96
0.76 ±0.10
0.50 ±0.10
2.30TYP
2.30TYP
[2.30±0.20]
[2.30±0.20]
Dimensions in Millimeters
©2003 Fairchild Semiconductor Corporation
Rev. A, October 2003
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not
intended to be an exhaustive list of all such trademarks.
ACEx™
FACT Quiet Series™ LittleFET™
Power247™
SuperSOT™-6
SuperSOT™-8
SyncFET™
ActiveArray™
Bottomless™
CoolFET™
FAST®
MICROCOUPLER™ PowerTrench®
FASTr™
FRFET™
MicroFET™
MicroPak™
QFET®
QS™
TinyLogic®
CROSSVOLT™ GlobalOptoisolator™ MICROWIRE™
QT Optoelectronics™ TINYOPTO™
DOME™
GTO™
HiSeC™
I2C™
ImpliedDisconnect™ OCXPro™
ISOPLANAR™
MSX™
MSXPro™
OCX™
Quiet Series™
RapidConfigure™
RapidConnect™
TruTranslation™
UHC™
EcoSPARK™
E2CMOS™
EnSigna™
FACT™
UltraFET®
SILENT SWITCHER® VCX™
SMART START™
SPM™
OPTOLOGIC®
OPTOPLANAR™
PACMAN™
POP™
Across the board. Around the world.™
The Power Franchise™
Programmable Active Droop™
Stealth™
SuperSOT™-3
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Definition
Advance Information
Formative or In
Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary
First Production
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed
Obsolete
Full Production
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Not In Production
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
©2003 Fairchild Semiconductor Corporation
Rev. I5
相关型号:
FQU6N40CTU
Power Field-Effect Transistor, 4.5A I(D), 400V, 1ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, LEAD FREE, IPAK-3
FAIRCHILD
FQU6N40CTU_NBEA001
Power Field-Effect Transistor, N-Channel, Metal-oxide Semiconductor FET
FAIRCHILD
FQU6N40TU
Power Field-Effect Transistor, 4.2A I(D), 400V, 1.15ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-251, IPAK-3
FAIRCHILD
FQU6N50C
These N-Channel enhancement mode power field effect transistors are produced using Fairchilds proprietary planar stripe, DMOS technology
FAIRCHILD
FQU6P25TU
Power Field-Effect Transistor, 4.7A I(D), 250V, 1.1ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, TO-251, IPAK-3
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明