GS82582QT38GE-450I [GSI]
288Mb SigmaQuad-IITM Burst of 2 SRAM;型号: | GS82582QT38GE-450I |
厂家: | GSI TECHNOLOGY |
描述: | 288Mb SigmaQuad-IITM Burst of 2 SRAM 静态存储器 |
文件: | 总26页 (文件大小:325K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
GS82582QT20/38GE-500/450/400/375
500 MHz–375 MHz
288Mb SigmaQuad-II+TM
Burst of 2 SRAM
165-Bump BGA
Commercial Temp
Industrial Temp
1.8 V V
DD
1.8 V and 1.5 V I/O
just one element in a family of low power, low voltage HSTL
I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Features
• 2.5 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
Clocking and Addressing Schemes
• Byte Write controls sampled at data-in time
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
The GS82582QT20/38GE SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
• Pipelined read operation
Each internal read and write operation in a SigmaQuad-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 18 has an 8M
addressable index).
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• RoHS-compliant 165-bump BGA package
SigmaQuad™ Family Overview
The GS82582QT20/38GE are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 301,989,888-bit (288Mb)
SRAMs. The GS82582QT20/38GE SigmaQuad SRAMs are
Parameter Synopsis
-500
2.0 ns
0.45 ns
-450
2.2 ns
0.45 ns
-400
2.5 ns
0.45 ns
-375
tKHKH
tKHQV
2.66 ns
0.45 ns
Rev: 1.03 4/2016
1/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
16M x 18 SigmaQuad-II+ SRAM—Top View
1
2
3
4
5
6
7
8
9
10
11
A
B
C
D
E
F
CQ
SA
SA
W
BW1
K
SA
R
SA
SA
CQ
NC
NC
NC
NC
NC
NC
Doff
NC
NC
NC
NC
NC
NC
TDO
Q9
NC
D9
SA
NC
SA
K
BW0
SA
SA
NC
NC
NC
NC
NC
NC
NC
Q7
NC
D6
NC
NC
Q8
D8
D7
Q6
Q5
D5
ZQ
D4
Q3
Q2
D2
D1
Q0
TDI
D10
Q10
Q11
D12
Q13
V
SA
V
SS
SS
SS
SS
D11
NC
V
V
V
V
V
V
V
SS
SS
DD
DD
DD
DD
DD
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
DD
DD
DD
DD
DD
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
Q12
D13
V
V
V
V
V
V
V
V
V
V
V
DDQ
DDQ
DDQ
DDQ
DDQ
G
H
J
V
V
V
V
V
V
V
REF
REF
DDQ
DDQ
NC
D14
Q14
D15
D16
Q16
Q17
SA
NC
Q4
K
L
NC
Q15
NC
V
NC
NC
NC
NC
NC
SA
D3
NC
Q1
V
V
V
V
V
DDQ
SS
SS
SS
SS
M
N
P
R
V
V
SS
SS
SS
SS
D17
NC
V
SA
SA
SA
SA
SA
SA
SA
V
NC
D0
SA
SA
QVLD
ODT
SA
SA
TCK
TMS
11 x 15 Bump BGA—15 x 17 mm Body—1 mm Bump Pitch
Note:
BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.
Rev: 1.03 4/2016
2/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
8M x 36 SigmaQuad-II+ SRAM—Top View
1
2
3
4
5
6
7
8
9
10
11
A
B
C
D
E
F
CQ
SA
SA
W
BW2
K
BW1
R
SA
SA
CQ
Q27
D27
D28
Q29
Q30
D30
Doff
D31
Q32
Q33
D33
D34
Q35
TDO
Q18
Q28
D20
D29
Q21
D22
D18
D19
Q19
Q20
D21
Q22
SA
BW3
SA
K
BW0
SA
SA
D17
D16
Q16
Q15
D14
Q13
Q17
Q7
Q8
D8
D7
Q6
Q5
D5
ZQ
D4
Q3
Q2
D2
D1
Q0
TDI
V
SA
V
SS
SS
SS
SS
V
V
V
V
V
V
V
D15
D6
SS
SS
DD
DD
DD
DD
DD
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
DD
DD
DD
DD
DD
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
V
V
V
V
V
V
V
V
V
V
V
Q14
D13
DDQ
DDQ
DDQ
DDQ
DDQ
G
H
J
V
V
V
V
V
V
V
REF
REF
DDQ
DDQ
Q31
D23
Q23
D24
D25
Q25
Q26
SA
D12
Q12
D11
D10
Q10
Q9
Q4
K
L
D32
Q24
Q34
D26
D35
TCK
V
D3
Q11
Q1
V
V
V
V
V
DDQ
SS
SS
SS
SS
M
N
P
R
V
V
SS
SS
SS
SS
V
SA
SA
SA
SA
SA
SA
SA
V
D9
SA
SA
QVLD
ODT
SA
SA
D0
SA
TMS
11 x 15 Bump BGA—15 x 17 mm Body—1 mm Bump Pitch
Note:
BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35
Rev: 1.03 4/2016
3/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Pin Description Table
Symbol
Description
Synchronous Address Inputs
Synchronous Read
Synchronous Write
Synchronous Byte Writes
Input Clock
Type
Input
Comments
SA
R
—
Input
Active Low
W
Input
Active Low
BW0–BW3
K
Input
Active Low
Input
Active High
K
Input Clock
Input
Active Low
TMS
TDI
Test Mode Select
Input
—
Test Data Input
Input
—
TCK
TDO
VREF
Test Clock Input
Input
—
Test Data Output
Output
Input
—
HSTL Input Reference Voltage
Output Impedance Matching Input
Synchronous Data Outputs
Synchronous Data Inputs
Disable DLL when low
Output Echo Clock
—
ZQ
Qn
Input
—
Output
Input
—
Dn
—
Active Low
—
Input
Doff
CQ
CQ
VDD
Output
Output
Supply
Output Echo Clock
—
Power Supply
1.8 V Nominal
VDDQ
VSS
Isolated Output Buffer Supply
Power Supply: Ground
Q Valid Output
Supply
Supply
Output
1.8 V or 1.5 V Nominal
—
—
QVLD
Low = Low Impedance Range
High/Float = High Impedance Range
ODT
On-Die Termination
No Connect
Input
—
NC
—
Notes:
1. NC = Not Connected to die or any other pin
2. When ZQ pin is directly connected to V , output impedance is set to minimum value and it cannot be connected to ground or left
DDQ
unconnected.
3. K and K cannot be set to V
voltage.
REF
Rev: 1.03 4/2016
4/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II B2 SRAM DDR Read
The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R,
begins a read cycle. Clocking in a high on the Read Enable-bar pin, R, begins a read port deselect cycle.
SigmaQuad-II B2 SRAM DDR Write
The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of
K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is
clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on
the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle.
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
Data In
D9–D17
Don’t Care
Data In
Beat 1
Beat 2
0
1
1
0
Don’t Care
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 3
D0–D8
Byte 4
D9–D17
Written
Unchanged
Unchanged
Written
Beat 1
Beat 2
Rev: 1.03 4/2016
5/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
SS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
V
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K,K)
input receivers. The input termination is always enabled, and the impedance is programmed via the same RQ resistor (connected
between the ZQ pin and V ) used to program output driver impedance, in conjuction with the ODT pin (6R). When the ODT pin
SS
is tied Low, input termination is "strong" (i.e., low impedance), and is nominally equal to RQ*0.3 Thevenin-equivalent when RQ is
between 175Ω and 350Ω. When the ODT pin is tied High (or left floating—the pin has a small pull-up resistor), input termination
is "weak" (i.e., high impedance), and is nominally equal to RQ*0.6 Thevenin-equivalent when RQ is between 175Ω and 250Ω.
Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same
manner as for driver impedance (see above).
Note:
D, BW, K, K inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are
tri-stated, the input termination will pull the signal to V
/2 (i.e., to the switch point of the diff-amp receiver), which could cause
DDQ
the receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result
in the device’s operating currents being higher.
Power-Up Initialization
After power-up, stable input clocks must be applied to the device for 20 s prior to issuing read and write commands. See the t
KInit
timing parameter in the AC Electrical Characteristics section.
Note:
The t
requirement is independent of the tLock requirement, which specifies how many cycles of stable input clocks (2048)
KInit
must be applied after the Doff pin has been driven High in order to ensure that the DLL locks properly (and the DLL must lock
properly before issuing read and write commands). However, t is greater than t , even at the slowest permitted cycle time
KInit
KLock
of 8.4 ns (2048*8.4 ns = 17.2 s). Consequently, the 20 s associated with t
is sufficient to cover the t
requirement at
KInit
KLock
power-up if the Doff pin is driven High prior to the start of the 20 s period.
Also, t only needs to be met once, immediately after power-up, whereas t
must be met any time the DLL is disabled/reset
KLock
KInit
(whether by toggling Doff Low or by stopping K clocks for > 30 ns).
Rev: 1.03 4/2016
6/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Read Truth Table
A
R
Output Next State
Q
Q
K
K
K
K
K
(t )
(t )
(t )
(t
)
(t
)
n
n
n
n+2
Hi-Z
Q0
n+2½
X
V
1
0
Deselect
Read
Hi-Z
Q1
Notes:
1. X = Don’t Care, 1 = High, 0 = Low, V = Valid.
2. R is evaluated on the rising edge of K.
3. Q0 and Q1 are the first and second data output transfers in a read.
Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Write Truth Table
A
W
BWn
BWn
Input Next State
D
D
K
K
K
K
K
K
K K
(t
)
(t )
(t )
(t
)
(tn), (tn + ½
)
(t )
(t
)
n + ½
n
n
n + ½
n
n + ½
V
V
V
X
X
0
0
0
0
1
0
0
1
1
X
0
1
0
1
X
Write Byte Dx0, Write Byte Dx1
Write Byte Dx0, Write Abort Byte Dx1
Write Abort Byte Dx0, Write Byte Dx1
Write Abort Byte Dx0, Write Abort Byte Dx1
Deselect
D0
D0
X
D1
X
D1
X
X
X
X
Notes:
1. X = Don’t Care, H = High, L = Low, V = Valid.
2. W is evaluated on the rising edge of K.
3. D0 and D1 are the first and second data input transfers in a write.
4. BWn represents any of the Byte Write Enable inputs (BW0, BW1, etc.).
Rev: 1.03 4/2016
7/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
x36 Byte Write Enable (BWn) Truth Table
BW0
BW1
BW2
BW3
D0–D8
Don’t Care
Data In
D9–D17
Don’t Care
Don’t Care
Data In
D18–D26
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Data In
D27–D35
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Data In
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
Don’t Care
Data In
Data In
Don’t Care
Data In
Don’t Care
Don’t Care
Data In
Data In
Don’t Care
Data In
Data In
Data In
Data In
Don’t Care
Data In
Don’t Care
Don’t Care
Data In
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Data In
Data In
Don’t Care
Data In
Data In
Data In
Data In
Don’t Care
Data In
Don’t Care
Don’t Care
Data In
Data In
Data In
Data In
Don’t Care
Data In
Data In
Data In
Data In
Data In
Data In
x18 Byte Write Enable (BWn) Truth Table
BW0
BW1
D0–D8
Don’t Care
Data In
D9–D17
Don’t Care
Don’t Care
Data In
1
0
1
0
1
1
0
0
Don’t Care
Data In
Data In
Rev: 1.03 4/2016
8/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Absolute Maximum Ratings
(All voltages reference to V
)
SS
Symbol
VDD
Description
Value
Unit
Voltage on VDD Pins
Voltage in VDDQ Pins
Voltage in VREF Pins
–0.5 to 2.9
V
VDDQ
VREF
VI/O
–0.5 to VDD
V
–0.5 to VDDQ
V
V
–0.5 to VDDQ +0.5 ( 2.9 V max.)
–0.5 to VDDQ +0.5 ( 2.9 V max.)
–0.5 to VDDQ +0.5 ( 2.9 V max.)
Voltage on I/O Pins
VIN
VTIN
IIN
Input Voltage (Address, Control, Data, Clock)
Input Voltage (TCK, TMS, TDI)
Input Current on Any Pin
V
V
+/–100
+/–100
125
mA dc
mA dc
IOUT
TJ
Output Current on Any I/O Pin
Maximum Junction Temperature
Storage Temperature
oC
oC
TSTG
–55 to 125
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended
Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect
reliability of this component.
Recommended Operating Conditions
Power Supplies
Parameter
Supply Voltage
Symbol
VDD
Min.
1.7
Typ.
1.8
—
Max.
1.9
Unit
V
VDDQ
VREF
VDD
I/O Supply Voltage
Reference Voltage
1.4
V
VDDQ/2 – 0.05
VDDQ/2 + 0.05
—
V
Note:
The power supplies need to be powered up simultaneously or in the following sequence: V , V , V , followed by signal inputs. The power
DD DDQ REF
down sequence must be the reverse. V
must not exceed V . For more information, read AN1021 SigmaQuad and SigmaDDR Power-Up.
DD
DDQ
Operating Temperature
Parameter
Symbol
Min.
Typ.
Max.
Unit
Junction Temperature
(Commercial Range Versions)
TJ
0
25
85
C
Junction Temperature
(Industrial Range Versions)*
TJ
–40
25
100
C
Note:
* The part numbers of Industrial Temperature Range versions end with the character “I”. Unless otherwise noted, all performance specifications
quoted are evaluated for worst case in the temperature range marked on the device.
Rev: 1.03 4/2016
9/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Thermal Impedance
Test PCB
Substrate
JA (C°/W)
Airflow = 0 m/s
JA (C°/W)
Airflow = 1 m/s
JA (C°/W)
Airflow = 2 m/s
JB (C°/W)
JC (C°/W)
Package
165 BGA
4-layer
16.10
13.69
12.73
6.54
2.08
Notes:
1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to
the PCB can result in cooling or heating of the RAM depending on PCB temperature.
HSTL I/O DC Input Characteristics
Parameter
Input Reference Voltage
Symbol
VREF
VIH1
Min
Max
Units
Notes
—
VDDQ /2 – 0.05
VREF + 0.1
VDDQ /2 + 0.05
VDDQ + 0.3
VREF – 0.1
VDDQ + 0.3
0.3 * VDDQ
V
V
V
V
V
1
Input High Voltage
Input Low Voltage
Input High Voltage
VIL1
–0.3
1
VIH2
0.7 * VDDQ
2,3
2,3
VIL2
–0.3
Input Low Voltage
Notes:
1. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
2. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
3. Parameters apply to ZQ during JTAG boundary scan testing only.
HSTL I/O AC Input Characteristics
Parameter
Input Reference Voltage
Symbol
VREF
VIH1
Min
Max
Units
Notes
—
VDDQ /2 – 0.08
VREF + 0.2
VDDQ /2 + 0.08
VDDQ + 0.5
VREF – 0.2
VDDQ + 0.5
V
V
V
V
V
1,2,3
1,2,3
4,5
Input High Voltage
Input Low Voltage
Input High Voltage
VIL1
–0.5
VIH2
VDDQ – 0.2
VIL2
–0.5
0.2
4,5
Input Low Voltage
Notes:
1.
V
and V
apply for pulse widths less than one-quarter of the cycle time.
IL(MIN)
IH(MAX)
2. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.
3. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
4. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
5. Parameters apply to ZQ during JTAG boundary scan testing only.
Rev: 1.03 4/2016
10/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Capacitance
o
(T = 25 C, f = 1 MHZ, V = 1.8 V)
A
DD
Parameter
Symbol
CIN
Test conditions
VIN = 0 V
Typ.
Max.
Unit
pF
Input Capacitance
Output Capacitance
Clock Capacitance
4
6
5
5
7
6
COUT
CCLK
VOUT = 0 V
VIN = 0 V
pF
pF
Note:
This parameter is sample tested.
AC Test Conditions
Parameter
Input high level
Input low level
Conditions
1.25
0.25 V
2 V/ns
Max. input slew rate
Input reference level
Output reference level
0.75
VDDQ/2
Note:
Test conditions as specified with output loading as shown unless otherwise noted.
AC Test Load Diagram
DQ
RQ = 250 (HSTL I/O)
= 0.75 V
V
REF
50
VT == 0.75 V
Input and Output Leakage Characteristics
Parameter
Symbol
Test Conditions
Min.
Max
Input Leakage Current
(except mode pins)
IIL
VIN = 0 to VDD
–2 uA
2 uA
IILDOFF
IIL ODT
VIN = 0 to VDD
VIN = 0 to VDD
Doff
–20 uA
–2 uA
2 uA
ODT
20 uA
Output Disable,
VOUT = 0 to VDDQ
IOL
Output Leakage Current
–2 uA
2 uA
Rev: 1.03 4/2016
11/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Programmable Impedance HSTL Output Driver DC Electrical Characteristics
Parameter
Symbol
VOH1
Min.
Max.
Units
Notes
1, 3
VDDQ/2 – 0.12
VDDQ/2 – 0.12
VDDQ – 0.2
VDDQ/2 + 0.12
VDDQ/2 + 0.12
VDDQ
V
V
V
V
Output High Voltage
Output Low Voltage
Output High Voltage
VOL1
2, 3
VOH2
4, 5
VOL2
Vss
0.2
4, 6
Output Low Voltage
Notes:
1.
I
= (V /2) / (RQ/5) +/– 15% @ V = V /2 (for: 175 RQ 350
DDQ OH DDQ
OH
2.
I
= (V /2) / (RQ/5) +/– 15% @ V = V /2 (for: 175 RQ 350.
OL
DDQ
OL
DDQ
3. Parameter tested with RQ = 250 and V
= 1.5 V
DDQ
4. 0RQ
5.
6.
I
I
= –1.0 mA
= 1.0 mA
OH
OL
Rev: 1.03 4/2016
12/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Rev: 1.03 4/2016
13/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
AC Electrical Characteristics
-500
-450
-400
-375
Parameter
Symbol
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Clock
tKHKH
tKVar
K, K Clock Cycle Time
2.0
—
8.4
0.15
—
2.2
—
8.4
0.15
—
2.5
—
8.4
0.2
—
2.66
—
8.4
0.2
—
ns
ns
tK Variable
4
tKHKL
tKLKH
tKHKH
tKHKH
tKLock
tKReset
tKInit
K, K Clock High Pulse Width
K, K Clock Low Pulse Width
K to K High
0.4
0.4
0.4
0.4
ns
0.4
—
0.4
—
0.4
—
0.4
—
ns
0.85
0.85
—
0.94
0.94
2048
30
—
1.06
1.06
2048
30
—
1.13
1.13
2048
30
—
ns
K to K High
—
—
—
—
ns
DLL Lock Time
2048
30
—
—
—
—
cycle
ns
5
6
K Static to DLL reset
—
—
—
—
s
K, K Clock Initialization
Output Times
20
—
20
—
20
—
20
—
tKHQV
tKHQX
K, K Clock High to Data Output Valid
—
0.45
—
—
0.45
—
—
–0.45
—
0.45
—
—
0.45
—
ns
ns
ns
ns
ns
ns
ns
K, K Clock High to Data Output Hold
K, K Clock High to Echo Clock Valid
K, K Clock High to Echo Clock Hold
CQ, CQ High Output Valid
–0.45
—
–0.45
—
–0.45
—
tKHCQV
tKHCQX
tCQHQV
tCQHQX
tQVLD
0.33
—
0.37
—
0.45
—
0.45
—
–0.33
—
–0.37
—
–0.45
—
–0.45
—
0.15
—
0.15
—
0.2
—
0.23
—
CQ, CQ High Output Hold
–0.15
–0.15
–0.15
–0.15
–0.2
–0.2
–0.23
–0.23
CQ, CQ High to QVLD
0.15
0.15
0.2
0.23
tCQHCQH
tCQHCQH
CQ Phase Distortion
0.75
—
0.85
—
1.0
—
1.0
—
ns
tKHQZ
K Clock High to Data Output High-Z
—
0.45
—
—
0.45
—
—
0.45
—
—
0.45
—
ns
ns
tKHQX1
K Clock High to Data Output Low-Z
Setup Times
–0.45
–0.45
–0.45
–0.45
tAVKH
tIVKH
tIVKH
tDVKH
Address Input Setup Time
0.25
0.25
0.20
0.20
—
—
—
—
0.275
0.275
0.22
—
—
—
—
0.4
0.4
—
—
—
—
0.4
0.4
—
—
—
—
ns
ns
ns
ns
1
2
3
Control Input Setup Time (R, W)
Control Input Setup Time (BWX) (BWX)
0.28
0.28
0.28
0.28
Data Input Setup Time
Hold Times
0.22
tKHAX
tKHIX
tKHIX
tKHDX
Address Input Hold Time
0.25
0.25
0.20
0.20
—
—
—
—
0.275
0.275
0.22
—
—
—
—
0.4
0.4
—
—
—
—
0.4
0.4
—
—
—
—
ns
ns
ns
ns
1
2
3
Control Input Hold Time (R, W)
Control Input Hold Time (BWX) (BWX)
0.28
0.28
0.28
0.28
Data Input Hold Time
0.22
Notes:
1.
2.
3.
4.
5.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
Control signals are R, W
Control signals are BW0, BW1 (BW2, BW3 for x36).
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
V
DD slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once VDD and input clock are stable.
6.
After device power-up, 20s of stable input clocks (as specified by tKInit) must be supplied before reads and writes are issued.
Rev: 1.03 4/2016
14/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Rev: 1.03 4/2016
15/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Rev: 1.03 4/2016
16/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Rev: 1.03 4/2016
17/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
JTAG Port Operation
Overview
The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan
interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V . The JTAG output
DD
drivers are powered by V
.
DD
Disabling the JTAG Port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless
clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG
Port unused, TCK, TDI, and TMS may be left floating or tied to either V or V . TDO should be left unconnected.
DD
SS
JTAG Pin Descriptions
Pin
Pin Name
I/O
Description
Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the
falling edge of TCK.
TCK
Test Clock
In
The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state
machine. An undriven TMS input will produce the same result as a logic one input level.
TMS
TDI
Test Mode Select
Test Data In
In
The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed
between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP
In Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to
the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input
level.
Output that is active depending on the state of the TAP state machine. Output changes in response to the
falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.
TDO
Test Data Out
Out
Note:
This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is
held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.
JTAG Port Registers
Overview
The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s
and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the
rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the
TDI and TDO pins.
Instruction Register
The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or
the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the
TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the
controller is placed in Test-Logic-Reset state.
Bypass Register
The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through
the RAM’s JTAG Port to another device in the scan chain with as little delay as possible.
Boundary Scan Register
The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM’s input or I/O pins.
The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port’s TDO pin. The
Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the
device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan
Rev: 1.03 4/2016
18/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in
Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z,
SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.
JTAG TAP Block Diagram
·
·
·
·
·
·
·
·
Boundary Scan Register
·
·
·
0
Bypass Register
2
1 0
Instruction Register
TDI
TDO
ID Code Register
31 30 29
2 1
0
·
· · ·
Control Signals
Test Access Port (TAP) Controller
TMS
TCK
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
ID Register Contents
GSI Technology
See BSDL Model
JEDEC Vendor
ID Code
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
0
8
1
7
1
6
0
5
1
4
1
3
0
2
0
1
1
0
1
Bit #
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
0
Rev: 1.03 4/2016
19/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
JTAG Tap Controller State Diagram
Test Logic Reset
1
0
1
1
1
Run Test Idle
Select DR
Select IR
0
0
0
1
1
1
1
Capture DR
Capture IR
0
0
Shift DR
Shift IR
0
0
1
1
Exit1 DR
Exit1 IR
0
0
Pause DR
Pause IR
0
0
0
0
1
1
Exit2 DR
Exit2 IR
1
1
Update DR
Update IR
1
0
1
0
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
Rev: 1.03 4/2016
20/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP
operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then
places the boundary scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
JTAG TAP Instruction Set Summary
Instruction
EXTEST
Code
000
Description
Notes
1
Places the Boundary Scan Register between TDI and TDO.
Preloads ID Register and places it between TDI and TDO.
IDCODE
001
1, 2
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z.
SAMPLE-Z
010
1
GSI
SAMPLE/PRELOAD
GSI
011
100
101
110
111
GSI private instruction.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
GSI private instruction.
1
1
1
1
1
GSI
GSI private instruction.
BYPASS
Places Bypass Register between TDI and TDO.
Notes:
1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.
Rev: 1.03 4/2016
21/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
JTAG Port Recommended Operating Conditions and DC Characteristics
Parameter
Symbol
VILJ
Min.
–0.3
Max.
Unit Notes
0.3 * VDD
VDD +0.3
Test Port Input Low Voltage
V
V
1
1
VIHJ
0.7 * VDD
Test Port Input High Voltage
IINHJ
TMS, TCK and TDI Input Leakage Current
TMS, TCK and TDI Input Leakage Current
TDO Output Leakage Current
Test Port Output High Voltage
Test Port Output Low Voltage
Test Port Output CMOS High
Test Port Output CMOS Low
–300
–1
1
100
1
uA
uA
uA
V
2
IINLJ
3
IOLJ
–1
4
VOHJ
VOLJ
VOHJC
VOLJC
VDD – 0.2
—
0.2
—
0.1
5, 6
5, 7
5, 8
5, 9
—
V
VDD – 0.1
V
—
V
Notes:
1. Input Under/overshoot voltage must be –1 V < Vi < V
+1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
DDn
2.
V
V V
ILJ
IN
DDn
ILJn
3. 0 V V V
IN
4. Output Disable, V
= 0 to V
DDn
OUT
5. The TDO output driver is served by the V supply.
DD
6.
7.
8.
9.
I
I
I
I
= –2 mA
OHJ
= + 2 mA
OLJ
= –100 uA
= +100 uA
OHJC
OLJC
JTAG Port AC Test Conditions
Parameter
Input high level
Input low level
Conditions
JTAG Port AC Test Load
VDD – 0.2 V
TDO
0.2 V
*
Input slew rate
1 V/ns
50
30pF
V
DD/2
Input reference level
V
/2
DD
VDD/2
Output reference level
* Distributed Test Jig Capacitance
Notes:
1. Include scope and jig capacitance.
2. Test conditions as shown unless otherwise noted.
Rev: 1.03 4/2016
22/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
JTAG Port Timing Diagram
tTKC
tTKH
tTKL
TCK
TDI
tTH
tTS
tTH
tTS
TMS
TDO
tTKQ
tTH
tTS
Parallel SRAM input
JTAG Port AC Electrical Characteristics
Parameter
Symbol
tTKC
tTKQ
tTKH
tTKL
tTS
Min
50
—
Max
—
Unit
ns
TCK Cycle Time
TCK Low to TDO Valid
TCK High Pulse Width
TCK Low Pulse Width
TDI & TMS Set Up Time
TDI & TMS Hold Time
20
—
ns
20
20
10
10
ns
—
ns
—
ns
tTH
—
ns
Rev: 1.03 4/2016
23/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Package Dimensions—165-Bump FPBGA (Package GE)
A1 CORNER
TOP VIEW
BOTTOM VIEW
A1 CORNER
M
M
Ø0.10
C
Ø0.25 C A B
Ø0.40~0.60 (165x)
1
2 3 4 5 6 7 8 9 10 11
11 10 9 8
7 6 5 4 3 2 1
A
B
C
D
E
F
A
B
C
D
E
F
G
H
J
G
H
J
K
L
K
L
M
N
P
R
M
N
P
R
A
1.0
10.0
1.0
15±0.05
B
0.20(4x)
SEATING PLANE
C
Rev: 1.03 4/2016
24/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS82582QT20/38GE-500/450/400/375
Ordering Information—GSI SigmaQuad-II+ SRAM
Speed
(MHz)
2
1
Org
Type
Package
T
Part Number
J
16M x 18
16M x 18
16M x 18
16M x 18
16M x 18
16M x 18
16M x 18
16M x 18
8M x 36
8M x 36
8M x 36
8M x 36
8M x 36
8M x 36
8M x 36
8M x 36
GS82582QT20GE-500
GS82582QT20GE-450
GS82582QT20GE-400
GS82582QT20GE-375
GS82582QT20GE-500I
GS82582QT20GE-450I
GS82582QT20GE-400I
GS82582QT20GE-375I
GS82582QT38GE-500
GS82582QT38GE-450
GS82582QT38GE-400
GS82582QT38GE-375
GS82582QT38GE-500I
GS82582QT38GE-450I
GS82582QT38GE-400I
GS82582QT38GE-375I
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
SigmaQuad-II+ B2 SRAM
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
RoHS-compliant 165-bump BGA
500
450
400
375
500
450
400
375
500
450
400
375
500
450
400
375
C
C
C
C
I
I
I
I
C
C
C
C
I
I
I
I
Notes:
1. For Tape and Reel add the character “T” to the end of the part number. Example: GS82582QTxxGE-375T.
2. C = Commercial Temperature Range. I = Industrial Temperature Range.
SigmaQuad-II+ SRAM Revision History
File Name
Format/Content
Description of changes
Creation of datasheet
82582QT2038_r1
82582QT2038_r1_01
(Rev1.00a: Added missing SA pins in x18 (A7) and x36 (A2)
pinouts)
Content
Content
Removed x8 and x9 configurations
• Removed leaded part numbers
• Added Power-Up Initialization section on page 10
• Added tKInit specification
• (Rev1.02a: Removed C from tKCLock and tKCReset (now tKLock
and tKReset))
82582QT2038_r1_02
82582QT2038_r1_03
• Removed Preliminary banner
• Added Op Current CZ data
Content
Rev: 1.03 4/2016
25/25
© 2012, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
GSI Technology:
GS82582QT20GE-400I GS82582QT38GE-450 GS82582QT20GE-375I GS82582QT38GE-500 GS82582QT20GE-
375 GS82582QT20GE-500I GS82582QT20GE-450 GS82582QT38GE-375I GS82582QT20GE-450I
GS82582QT20GE-400 GS82582QT38GE-400I GS82582QT38GE-500I GS82582QT38GE-450I GS82582QT20GE-
500 GS82582QT38GE-400 GS82582QT38GE-375
相关型号:
GS82582TT20E-550
Standard SRAM, 16MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GSI
©2020 ICPDF网 联系我们和版权申明