HSD8M64F8V-F12 [HANBIT]
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V; 同步DRAM模块64Mbyte （ 8M ×64位）的基础上8Mx8 ， 4Banks ， 4K参考SMM 。 ， 3.3V
| 型号： | HSD8M64F8V-F12 |
| 厂家： | 
HANBIT ELECTRONICS CO.,LTD |
| 描述： | Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V |
| 文件： | 总10页 (文件大小：106K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HANBit
HSD8M64F8V/VA
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on
8Mx8, 4Banks, 4K Ref., 3.3V
Part No. HSD8M64F8V/VA
GENERAL DESCRIPTION
The HSD8M64F8V/VA is a 8M x 64 bit Synchronous Dynamic RAM high density memory module. The module consists
of eight CMOS 2M x 8 bit with 4banks Synchronous DRAMs in TSOP-II packages is mounted on a 120-pin, double-sided,
FR-4-printed circuit board., Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each
SDRAM. The HSD8M64F8V/VA is a SMM (Stackable Memory Module) designed and is intended for mounting into two 60-
pin connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are
possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be
useful for a variety of high bandwidth, high performance memory system applications All module components may be
powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.
PIN ASSIGNMENT
FEATURES
• Part Identification
60-PIN P1 Connector
60-PIN P2 Connector
HSD8M64F8V :
PIN Symbol PIN Symbol PIN
Symbol
PIN
Symbol
Stacking Height ( T = 11.3mm )
HSD8M64F8VA :
1
2
3
4
5
6
7
8
Vcc
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
Vcc
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
Vcc
DQM4
DQM5
NC
CKE0
CKE1
Vcc
NC
NC
/CE2
NC
Vcc
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
Vss
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
Vss
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
Vss
DQM0
DQM1
/WE
CLK0
CLK1
Vss
/CAS
/RAS
/CE0
NC
1
2
3
4
5
6
7
8
Vss
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
Vss
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
Vss
DQM2
DQM3
NC
BA0
BA1
A10
A0
A1
A2
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
Vcc
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
Vcc
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
Vcc
DQM6
DQM7
NC
A11
A9
A8
A7
A6
A5
Stacking Height ( T = 7.3mm )
• Burst mode operation
• Auto & self refresh capability (4096 Cycles/64ms)
• LVTTL compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• MRS cycle with address key programs
- Latency (Access from column address)
- Burst length (1, 2, 4, 8 & Full page)
- Data scramble (Sequential & Interleave)
• All inputs are sampled at the positive going edge
of the system clock
9
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
• 120pin SMM type FR4-PCB design
• The used device is 2Mx8bitx4Banks SDRAM
• Pin assignment is compatible with
- HSD16M64F8V/VA
- HSD32M64F8V/VA
- HSD8M32F4V/VA
A3
Vss
A4
Vcc
Vss
Stackable Memory Module TOP VIEW
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 1 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
FUNCTIONAL BLOCK DIAGRAM
DQ0-63
CLK0
CKE
CAS
CLK
CKE0
/CAS
U1
DQ0-7
/RAS
DQM0
RAS
CE
DQM0
/CE0
WE A0-A11
BA0-1
CKE
CAS
CLK
CLK1
DQ32-39
U2
WE A0-A11
RAS
CE
DQM4
BA0-1
DQM4
/CE2
CKE
CAS
CLK
DQ16-23
U3
WE A0-A11
DQM2
RAS
CE
DQM2
BA0-1
CKE
CAS
CLK
DQ48-55
U4
WE A0-A11
RAS
CE
DQM6
BA0-1
DQM6
DQM1
CKE
CAS
CLK
DQ8-15
U5
WE A0-A11
RAS
CE
DQM1
BA0-1
CKE
CAS
CLK
DQ40-47
U6
WE A0-A11
RAS
CE
DQM5
BA0-1
DQM5
DQM3
CKE
CAS
CLK
DQ24-31
U7
WE A0-A11
RAS
CE
DQM3
BA0-1
CKE
CAS
CLK
DQ56-63
U8
WE A0-A11
RAS
CE
DQM7
BA0-1
DQM7
/WE
A0 - A11
BA0-1
Vcc
Two 0.1uF Capacitors
per each SDRAM
Vss
- 2 -
URL:www.hbe.co.kr
REV.1.0(August.2002)
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
PIN FUNCTION DESCRIPTION
Pin
Name
System clock
Chip enable
Input Function
CLK
/CE
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tSS prior to valid command.
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
A0 ~ A11
BA0 ~ BA1
/RAS
Address
Bank select address Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Row address strobe Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
/CAS
Column
address Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
strobe
/WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data
input/output Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
mask
DQ0 ~ 63
VCC/VSS
Data input/output
Power
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
supply/ground
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Voltage on Any Pin Relative to Vss
Voltage on Vcc Supply Relative to Vss
Power Dissipation
SYMBOL
VIN ,OUT
Vcc
RATING
-1V to 4.6V
-1V to 4.6V
8W
PD
o
o
Storage Temperature
TSTG
-55 C to 150 C
Short Circuit Output Current
IOS
400mA
Notes:
Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 3 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
DC OPERATING CONDITIONS
(Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70°C) )
PARAMETER
Supply Voltage
SYMBOL
Vcc
VIH
MIN
3.0
2.0
-0.3
2.4
-
TYP.
MAX
3.6
UNIT
V
NOTE
3.3
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
3.0
Vcc+0.3
0.8
V
1
VIL
0
-
V
2
VOH
VOL
-
V
IOH = -2mA
IOL = 2mA
3
-
0.4
V
Input leakage current
I LI
-10
-
10
uA
Notes :
1. VIH (max) = 5.6V AC. The overshoot voltage duration is £ 3ns.
2. VIL (min) = -2.0V AC. The undershoot voltage duration is £ 3ns.
3. Any input 0V £ VIN £ VDDQ
.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
CAPACITANCE
(VCC = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)
DESCRIPTION
Address(A0~A11, BA0~BA1)
/RAS, /CAS, /WE
SYMBOL
CADD
C IN
MIN
30
30
30
15
30
13
14
MAX
50
UNITS
pF
pF
pF
pF
pF
pF
pF
50
CKE(CKE0)
CCKE
CCLK
50
Clock (CLK0, CLK1)
/CE (/CE0, /CE2)
18
CCS
50
DQM (DQM0 ~ DQM7)
DQ (DQ0 ~ DQ63)
CDQM
COUT
15
17
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)
TEST
VERSION
PARAMETER
SYMBOL
UNIT NOTE
CONDITION
Burst length = 1
-13
-12
-10
-10L
Operating current
ICC1
tRC ³ tRC(min)
IO = 0mA
600
600
560
560
mA
1
(One bank active)
CKE £ VIL(max)
tCC=10ns
ICC2
P
8
8
mA
mA
Precharge standby current in
power-down mode
CKE & CLK £ VIL(max)
tCC=¥
ICC2PS
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 4 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
CKE ³ VIH(min)
CS* ³ VIH(min), tCC=10ns
Input signals are changed
one time during 20ns
CKE ³ VIH(min)
ICC2
N
120
Precharge standby current in
non power-down mode
mA
ICC2NS
CLK £ VIL(max), tCC=¥
Input signals are stable
CKE £ VIL(max), tCC=10ns
CKE&CLK £ VIL(max)
tCC=¥
48
24
ICC3
P
Active standby current in
power-down mode
mA
ICC3PS
24
CKE³ VIH(min),
CS*³ VIH(min), tCC=10ns
Input signals are changed
one time during 20ns
CKE³ VIH(min)
ICC3
N
200
Active standby current in
non power-down mode
(One bank active)
mA
ICC3NS
CLK £VIL(max), tCC=¥
Input signals are stable
IO = 0 mA
120
Operating current
(Burst mode)
Page burst
ICC4
920
880
760
760
mA
1
2
4Banks Activated
tCCD = 2CLKs
Refresh current
ICC5
ICC6
tRC ³ tRC(min)
1080 1040 1000 1000
mA
mA
mA
G
F
8
Self refresh current
CKE £ 0.2V
3200
Notes :
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).
AC OPERATING TEST CONDITIONS
(vcc = 3.3V ± 0.3V, TA = 0 to 70°C)
PARAMETER
Value
2.4/0.4
1.4
UNIT
AC Input levels (Vih/Vil)
V
Input timing measurement reference level
Input rise and fall time
V
tr/tf = 1/1
1.4
Ns
V
Output timing measurement reference level
Output load condition
See Fig. 2
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 5 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
+3.3V
V =1.4V
tt
1200W
50pF*
DOUT
870W
50W
DOUT
Z0=50W
50pF
V
V
(DC) = 2.4V, I = -2mA
OH
OH
(DC) = 0.4V, I = 2mA
OL
OL
(Fig. 2) AC output load circuit
(Fig.1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
VERSION
PARAMETER
SYMBOL
UNIT
NOTE
-13
15
20
20
45
-12
16
20
20
48
-10
20
20
20
50
-10L
20
Row active to row active delay
RAS to CAS delay
tRRD(min)
tRP(min)
ns
ns
ns
ns
1
1
1
1
20
Row precharge time
tRP(min)
20
tRAS(min)
tRAS(max)
50
Row active time
100
ns
Row cycle time
tRC(min)
tRDL(min)
tDAL(min)
tCDL(min)
tBDL(min)
tCCD(min)
65
68
70
70
ns
1
Last data in to row precharge
Last data in to Active delay
Last data in to new col. address delay
Last data in to burst stop
2
CLK
2.5
2 CLK + 20 ns
1
1
1
2
CLK
CLK
CLK
2
2
3
Col. address to col. address delay
CAS latency=3
CAS latency=2
Number of valid output data
ea
4
-
1
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
.
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 6 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
-13
-12
-10
-10L
PARAMETER
SYMBOL
UNIT
NOTE
MIN MAX
MIN MAX
MIN
MAX
MIN
MAX
CLK cycle time CAS
latency=3
7.5
1000
-
8
10
10
tCC
1000
1000
1000
ns
ns
ns
1
CAS
-
10
12
latency=2
CAS
CLK to valid
output delay
5.4
6
6
6
6
7
latency=3
CAS
tSAC
1,2
-
-
latency=2
CAS
Output data
hold time
2.7
-
3
-
3
3
3
3
latency=3
CAS
tOH
2
latency=2
CLK high pulse width
CLK low pulse width
Input setup time
tCH
tCL
2.5
2.5
1.5
0.8
1
3
3
2
1
1
3
3
2
1
1
3
3
2
1
1
ns
ns
ns
ns
ns
3
3
3
3
3
tSS
tSH
tSLZ
Input hold time
CLK to output in Low-Z
CLK to output
in Hi-Z
CAS
5.4
-
6
-
6
6
6
7
ns
ns
2
latency=3
CAS
tSHZ
latency=2
Notes :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered, ie., [(tr + tf)/2-1]ns should be added to
the parameter.
SIMPLIFIED TRUTH TABLE
/R
A
S
/C
A
S
D
Q
M
CKE
CKE
n
/C
S
/W
E
BA
0,1
A10/
AP
A11
A9~A0
n-1
COMMAND
NOTE
Register
Refresh
Mode register set
Auto refresh
H
H
X
H
L
L
L
L
L
L
X
OP code
X
1,2
3
L
L
H
X
Entry
3
Self
refres
h
L
H
L
H
X
L
H
X
H
H
X
H
3
Exit
L
H
X
X
X
X
3
Bank active & row addr.
H
V
V
Row address
Auto
precharge
Read &
column
address
L
Column
Address
(A0 ~ A9)
4
disable
Auto
H
X
L
H
L
H
X
precharge
H
4,5
disable
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 7 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
Column
Auto
precharge
precharge
Write &
column
address
L
Address
4
disable
H
X
L
H
L
L
X
V
(A0 ~ A9)
Auto
H
4,5
6
disable
Burst Stop
H
H
X
X
L
L
L
L
H
H
L
L
X
X
X
Precharg Bank selection
V
X
L
X
e
All banks
H
H
L
X
V
X
X
H
X
V
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry
Exit
H
L
L
H
L
X
X
X
Clock suspend or
active power down
X
X
X
H
L
Entry
H
Precharge power
down mode
H
L
Exit
L
H
H
H
X
X
V
X
DQM
X
X
X
7
H
L
X
H
X
X
H
No operation command
H
(V=Valid, X=Don't care, H=Logic high, L=Logic low)
Notes :
1. OP Code : Operand code
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
TIMING DIAGRAMS
Please refer to attached timing diagram chart (II)
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 8 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
PACKAGING INFORMATION
Unit : mm
HSD8M64F8V
PM
9.00
T = 11.3
8.00
4.6
PB
MAIN BOARD
7.75
Connector Configuration
- Module PCB Bottom (PM) : 177986-2, 0.8mm Free Height Plugs, 60pins
- Main Board top (PB) : 5-179180-2,0.8mm Free Height Receptacles , 60pins
HSD8M64F8VA
1.30
PM
T = 7.3
5.00
4.00
4.60
PB
MAIN BOARD
3.75
Connector Configuration
- Module PCB Bottom (PM) : 177984-2, 0.8mm Free Height Plugs, 60pins
- Main Board top (PB) : 177983-2,0.8mm Free Height Receptacles , 60pins
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 9 -
HANBit Electronics Co.,Ltd.
HANBit
HSD8M64F8V/VA
ORDERING INFORMATION
Part Number
Density
Org.
Package
Ref.
Vcc
Feature
MAX.frq
120 Pin
SMM
133MHz
(CL=3)
HSD8M64F8V-13
HSD8M64F8V-F13
HSD8M64F8V-12
HSD8M64F8V-F12
HSD8M64F8V-10
HSD8M64F8V-F10
HSD8M64F8V-10L
HSD8M64F8V-F10L
HSD8M64F8V-13
HSD8M64F8V-F13
HSD8M64F8VA-12
HSD8M64F8VA-F12
HSD8M64F8VA-10
HSD8M64F8VA-F10
HSD8M64F8VA-10L
HSD8M64F8VA-F10L
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
64MByte
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
8Mx 64
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
4K
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
120 Pin
SMM
Low
133MHz
(CL=3)
Power
120 Pin
SMM
125MHz
(CL=3)
120 Pin
SMM
Low
125MHz
(CL=3)
Power
120 Pin
SMM
100MHz
(CL=2)
120 Pin
SMM
Low
100MHz
(CL=2)
Power
120 Pin
SMM
100MHz
100MHz
120 Pin
SMM
Low
Power
120 Pin
SMM
133MHz
(CL=3)
120 Pin
SMM
Low
133MHz
(CL=3)
Power
120 Pin
SMM
125MHz
(CL=3)
120 Pin
SMM
Low
125MHz
(CL=3)
Power
120 Pin
SMM
100MHz
(CL=2)
120 Pin
SMM
Low
100MHz
(CL=2)
Power
120 Pin
SMM
100MHz
100MHz
120 Pin
SMM
Low
Power
* F means Auto & Self refresh with Low-Power (3.3V)
* HSD8M64F8V
* HSD8M64F8VA
:
T = 11.3mm
T = 7.3mm
:
URL:www.hbe.co.kr
REV.1.0(August.2002)
- 10 -
HANBit Electronics Co.,Ltd.
相关型号：
HSD8M64F8V-F13
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-10
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-10L
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-12
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-F10
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-F10L
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M64F8VA-F12
Synchronous DRAM Module 64Mbyte ( 8M x 64-Bit ) SMM based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M72D9A
Synchronous DRAM Module 64Mbyte (8Mx72bit),DIMM with ECC based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M72D9A-10
Synchronous DRAM Module 64Mbyte (8Mx72bit),DIMM with ECC based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M72D9A-10H
Synchronous DRAM Module 64Mbyte (8Mx72bit),DIMM with ECC based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
HSD8M72D9A-10L
Synchronous DRAM Module 64Mbyte (8Mx72bit),DIMM with ECC based on 8Mx8, 4Banks, 4K Ref., 3.3V
HANBIT
©2020 ICPDF网 联系我们和版权申明