HY62UF16804B-DF85I [HYNIX]

Standard SRAM, 512KX16, 85ns, CMOS, PBGA48, FBGA-48;
HY62UF16804B-DF85I
型号: HY62UF16804B-DF85I
厂家: HYNIX SEMICONDUCTOR    HYNIX SEMICONDUCTOR
描述:

Standard SRAM, 512KX16, 85ns, CMOS, PBGA48, FBGA-48

静态存储器
文件: 总10页 (文件大小:132K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HY62UF16804B Series  
512Kx16bit full CMOS SRAM  
Document Title  
512K x16 bit 3.0V Super Low Power Full CMOS slow SRAM  
Revision History  
Revision No History  
Draft Date  
Remark  
00  
01  
Initial Release  
May.29.2001 Preliminary  
Mar.20.2002  
DC Para Change  
Icc  
4mA à 3mA  
Icc1(Min) 40mA à 20mA  
Icc1(1us)  
Isb  
Isb1  
8mA à 2mA  
0.1mA à 0.3mA  
25uA à 15uA  
12uA à 6uA  
Iccdr  
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev.01 /Mar.2002  
Hynix Semiconductor  
HY62UF16804B  
Preliminary  
DESCRIPTION  
FEATURES  
The HY62UF16804B is a high speed, super low  
power and 8Mbit full CMOS SRAM organized as  
512K words by 16bits. The HY62UF16804B uses  
high performance full CMOS process technology  
and is designed for high speed and low power  
circuit technology. It is particularly well-suited for  
the high density low power system application.  
This device has a data retention mode that  
guarantees data to remain valid at a minimum  
power supply voltage of 1.2V.  
·
·
·
Fully static operation and Tri-state output  
TTL compatible inputs and outputs  
Battery backup(LL/SL-part)  
- 1.2V(min) data retention  
Standard pin configuration  
- 48-fBGA  
·
Product  
No.  
HY62UF16804B-C  
HY62UF16804B-I  
Voltage  
(V)  
2.7~3.3 55/70/85  
2.7~3.3 55/70/85  
Speed  
(ns)  
Operation  
Current/Icc(mA)  
Standby Current(uA)  
Temperature  
LL  
15  
15  
(°C)  
0~70  
-40~85  
3
3
Note 1. C : Commercial, I : Industrial  
2. Current value is max.  
PIN CONNECTION ( Top View )  
BLOCK DIAGRAM  
1
2
3
4
5
6
ROW  
DECODER  
A0  
I/O1  
I/O8  
I/O9  
I/O16  
/LB /OE A0 A1 A2 NC  
A
IO9 /UB A3 A4 /CS IO1  
IO10 IO11 A5 A6 IO2 IO3  
Vss IO12 A17 A7 IO4 Vcc  
Vcc IO13 Vss A16 IO5 Vss  
IO15 IO14 A14 A15 IO6 IO7  
IO16 NC A12 A13 /WE IO8  
A18 A8 A9 A10 A11 NC  
B
C
D
E
F
MEMORY ARRAY  
256K x 16  
A18  
/CS  
G
H
/OE  
/LB  
/UB  
/WE  
PIN DESCRIPTION  
Pin Name  
Pin Function  
Chip Select  
Write Enable  
Output Enable  
Lower Byte Control(I/O1~I/O8)  
Pin Name  
I/O1~I/O16  
A0~A18  
Vcc  
Pin Function  
Data Inputs / Outputs  
Address Inputs  
Power(2.7V~3.3V)  
Ground  
/CS  
/WE  
/OE  
/LB  
Vss  
/UB  
Upper Byte Control(I/O9~I/O16) NC  
No Connection  
Rev.01/Mar. 2002  
2
HY62UF16804B  
ORDERING INFORMATION  
Part No.  
HY62UF16804B-DFC  
HY62UF16804B-DFI  
Speed  
55/70/85  
55/70/85  
Power  
LL-part  
LL-part  
Package Temp.  
fBGA  
fBGA  
C
I
Note 1. C : Commercial, I : Industrial  
ABSOLUTE MAXIMUM RATINGS (1)  
Symbol  
VIN, VOUT  
Vcc  
Parameter  
Input/Output Voltage  
Power Supply  
Rating  
Unit  
V
V
°C  
°C  
Remark  
-0.3 to Vcc+0.3  
-0.3 to 3.6  
0 to 70  
-40 to 85  
-55 to 150  
1.0  
HY62UF16804B-C  
HY62UF16804B-I  
TA  
Operating Temperature  
TSTG  
PD  
Storage Temperature  
Power Dissipation  
°C  
W
TSOLDER  
Ball Soldering Temperature & Time  
260 · 10  
°C · sec  
Note  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent  
damage to the device. This is stress rating only and the functional operation of the device under these or  
any other conditions above those indicated in the operation of this specification is not implied.  
Exposure to the absolute maximum rating conditions for extended period may affect reliability.  
TRUTH TABLE  
I/O  
/CS  
/WE  
/OE /LB /UB  
Mode  
Power  
I/O1~I/O8 I/O9~I/O16  
H
X
L
L
L
X
X
H
H
H
X
X
H
H
L
X
H
L
X
L
H
L
L
X
H
X
L
H
L
L
H
L
Deselected  
Deselected  
Output Disabled  
Output Disabled  
Read  
High-Z  
High-Z  
High-Z  
High-Z  
DOUT  
High-Z  
DOUT  
DIN  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
DOUT  
DOUT  
High-Z  
DIN  
Standby  
Standby  
Active  
Active  
Active  
L
L
X
Write  
Active  
H
L
High-Z  
DIN  
L
DIN  
Note:  
1. H=VIH, L=VIL, X=don't care(VIH or VIL)  
2. UB, LB(Upper, Lower Byte enable)  
These active LOW inputs allow individual bytes to be written or read.  
When LB is LOW, data is written or read to the lower byte, I/O1 -I/O8.  
When UB is LOW, data is written or read to the upper byte, I/O9 -I/O16.  
Rev.01/Mar. 2002  
2
HY62UF16804B  
RECOMMENDED DC OPERATING CONDITION  
Symbol  
Vcc  
Vss  
VIH  
VIL  
Parameter  
Min.  
2.7  
0
2.2  
-0.3(1)  
Typ.  
3.0  
0
-
-
Max.  
3.3  
0
Vcc+0.3  
0.6  
Unit  
V
V
V
V
Supply Voltage  
Ground  
Input High Voltage  
Input Low Voltage  
Note : 1. VIL = -1.5V for pulse width less than 30ns  
DC ELECTRICAL CHARACTERISTICS  
Vcc = 2.7V~3.3V, TA = 0°C to 70°C/ -40°C to 85°C  
Sym  
ILI  
Parameter  
Input Leakage Current  
Test Condition  
Vss < VIN < Vcc  
Min.  
-1  
Typ. Max.  
Unit  
uA  
-
1
Vss < VOUT < Vcc, /CS = VIH or  
/OE = VIH or /WE = VIL,  
/UB = /LB = VIH  
ILO  
Icc  
Output Leakage Current  
-1  
-
1
uA  
Operating Power Supply  
Current  
/CS = VIL, VIN = VIH or VIL, II/O = 0mA  
-
-
-
-
-
-
-
-
3
20  
2
mA  
mA  
mA  
mA  
Cycle Time=Min,100% duty,  
II/O = 0mA, /CS = VIL,VIN = VIH or VIL  
Cycle time = 1us, 100% duty,  
II/O = 0mA, /CS < 0.2V, VIN<0.2V  
/CS = VIH or /UB=/LB= VIH,  
VIN = VIH or VIL  
Average Operating  
Current  
Icc1  
ISB  
TTL Standby Current  
(TTL Input)  
0.3  
/CS > Vcc - 0.2V or  
Standby Current  
(CMOS Input)  
/UB=/LB > Vcc-0.2V,  
VIN > Vcc-0.2V or  
ISB1  
LL  
-
1
15  
uA  
VIN < Vss+0.2V  
VOL  
VOH  
Output Low Voltage  
Output High Voltage  
IOL = 2.1mA  
IOH = -1.0mA  
-
-
-
0.4  
-
V
V
2.4  
Note : Typical values are at Vcc = 3.0V, TA = 25°C  
CAPACITANCE  
(Temp = 25°C, f = 1.0MHz)  
Symbol  
Parameter  
Conditio  
n
Max.  
Unit  
CIN  
COUT  
Input Capacitance(Add, /CS, /WE, /UB, /LB, /OE)  
Output Capacitance(I/O)  
VIN = 0V  
VI/O = 0V  
8
10  
pF  
pF  
Note : These parameters are sampled and not 100% tested  
Rev.01/Mar. 2002  
3
HY62UF16804B  
AC CHARACTERISTICS  
Vcc = 2.7V~3.3V, TA = 0°C to 70°C/ -40°C to 85°C unless otherwise specified  
-55  
-70  
Max. Min  
-85  
#
Symbol  
Parameter  
Unit  
Min.  
Max. Min.  
Max.  
READ CYCLE  
1
2
3
4
5
6
7
8
9
tRC  
tAA  
tACS  
tOE  
tBA  
tCLZ  
tOLZ  
tBLZ  
tCHZ  
Read Cycle Time  
Address Access Time  
Chip Select Access Time  
Output Enable to Output Valid  
/LB, /UB Access Time  
Chip Select to Output in Low Z  
Output Enable to Output in Low Z  
/LB, /UB Enable to Output in Low Z  
Chip Deselection to Output in High Z  
Out Disable to Output in High Z  
/LB, /UB Disable to Output in High Z  
Output Hold from Address Change  
55  
-
-
-
-
10  
5
10  
0
0
0
-
70  
-
-
-
-
10  
5
10  
0
0
0
-
85  
-
-
-
-
10  
5
10  
0
0
0
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
55  
55  
30  
55  
-
-
-
30  
30  
30  
-
70  
70  
35  
70  
-
-
-
30  
30  
30  
-
85  
85  
40  
85  
-
-
-
30  
30  
30  
-
10 tOHZ  
11 tBHZ  
12 tOH  
10  
10  
10  
WRITE CYCLE  
13 tWC  
14 tCW  
15 tAW  
16 tBW  
17 tAS  
18 tWP  
19 tWR  
20 tWHZ  
21 tDW  
22 tDH  
23 tOW  
Write Cycle Time  
55  
50  
50  
50  
0
45  
0
0
-
-
-
-
-
-
-
20  
-
-
70  
60  
60  
60  
0
50  
0
0
-
-
-
-
-
-
-
20  
-
-
85  
70  
70  
70  
0
60  
0
0
-
-
-
-
-
-
-
25  
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Chip Selection to End of Write  
Address Valid to End of Write  
/LB, /UB Valid to End of Write  
Address Set-up Time  
Write Pulse Width  
Write Recovery Time  
Write to Output in High Z  
Data to Write Time Overlap  
Data Hold from Write Time  
Output Active from End of Write  
25  
0
5
30  
0
5
35  
0
5
-
-
-
AC TEST CONDITIONS  
TA = 0°C to 70°C / -40°C to 85°C, unless otherwise specified  
PARAMETER  
Value  
Input Pulse Level  
Input Rise and Fall Time  
0.4V to 2.2V  
5ns  
Input and Output Timing Reference Level  
1.5V  
tCLZ,tOLZ,tBLZ,tCHZ,tOHZ,tBHZ,tWHZ,tOW  
CL = 5pF + 1TTL Load  
CL = 30pF + 1TTL Load  
Output Load  
Other  
AC TEST LOADS  
VTM  
= 2.8V  
1029 Ohm  
DOUT  
CL(1)  
1728 Ohm  
Note  
1. Including jig and scope capacitance  
Rev.01/Mar. 2002  
4
HY62UF16804B  
TIMING DIAGRAM  
READ CYCLE 1(Note 1,4)  
tRC  
ADDR  
/CS  
tAA  
tACS  
tOH  
tCHZ(3)  
tBA  
/UB ,/ LB  
/OE  
tBHZ(3)  
tOE  
tOLZ(3)  
tBLZ(3)  
tCLZ(3)  
tOHZ(3)  
Data  
High-Z  
Out  
Data Valid  
READ CYCLE 2(Note 1,2,4)  
tRC  
ADDR  
tAA  
tOH  
tOH  
Data  
Previous Data  
Out  
Data Valid  
READ CYCLE 3(Note 1,2,4)  
/CS  
/UB, /LB  
tACS  
tCLZ(3)  
tCHZ(3)  
Data  
Out  
Data Valid  
Notes:  
1. A read occurs during the overlap of a low /OE, a high /WE, a low /CS and low /UB and /or /LB  
2. /OE = VIL  
3. Transition is measured + 200mV from steady state voltage.  
This parameter is sampled and not 100% tested.  
4. /CS in high for the standby, low for active  
/UB and /LB in high for the standby, low for active  
Rev.01/Mar. 2002  
5
HY62UF16804B  
WRITE CYCLE 1 (1,4,8) (/WE Controlled)  
tWC  
tCW  
ADDR  
tWR(2)  
/CS  
tAW  
tBW  
/UB,/LB  
tWP  
/WE  
tAS  
tDW  
Data Valid  
tDH  
Data In  
High-Z  
tWHZ(3,7)  
(5)  
(6)  
tOW  
Data  
Out  
WRITE CYCLE 2 (Note 1,4,8) (/CS Controlled)  
tWC  
ADDR  
tCW  
tAS  
tWR(2)  
/CS  
tAW  
tBW  
/UB,/LB  
/WE  
tWP  
tDW  
Data Valid  
tDH  
High-Z  
Data In  
High-Z  
Data  
Out  
Rev.01/Mar. 2002  
6
HY62UF16804B  
Notes:  
1. A write occurs during the overlap of a low /WE, a low /CS and low /UB and /or /LB.  
2. tWR is measured from the earlier of /CS, /LB, /UB, or /WE going high to the end of write cycle.  
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the  
output must not be applied.  
4. If the /CS, /LB and /UB low transition occur simultaneously with the /WE low transition or after the  
/WE transition, outputs remain in a high impedance state.  
5. Q(data out) is the same phase with the write data of this write cycle.  
6. Q(data out) is the read data of the next address.  
7. Transition is measured +200mV from steady state.  
This parameter is sampled and not 100% tested.  
8. /CS in high for the standby, low for active  
/UB and /LB in high for the standby, low for active  
DATA RETENTION ELECTRIC CHARACTERISTIC  
TA = 0°C to 70°C / -40°C to 85°C  
Symbol  
Parameter  
Test Condition  
/CS > Vcc - 0.2V or  
Min  
Typ  
Max  
Unit  
/UB=/LB > Vcc-0.2V,  
VIN > Vcc-0.2V or  
VDR  
Vcc for Data Retention  
1.2  
-
3.3  
V
VIN < Vss+0.2V  
Vcc=1.5V, /CS > Vcc - 0.2V or  
/UB=/LB > Vcc-0.2V,  
VIN > Vcc-0.2V or  
ICCDR  
Data Retention Current  
LL  
-
1.0  
6
uA  
VIN < Vss+0.2V  
Chip Deselect to Data  
Retention Time  
Operating Recovery Time  
TCDR  
TR  
0
-
-
-
-
ns  
ns  
See Data Retention Timing Diagram  
tRC(2)  
Notes:  
1. Typical values are under the condition of TA = 25°C .  
2. tRC is read cycle time.  
DATA RETENTION TIMING DIAGRAM  
DATA RETENTION MODE  
VCC  
2.7V  
tCDR  
tR  
VIH  
VDR  
/CS>Vcc-0.2V or  
/UB=/LB > Vcc-0.2V  
/CS or  
/UB & /LB  
Vss  
Rev.01/Mar. 2002  
7
HY62UF16804B  
PACKAGE INFORMATION  
48ball Fine Pitch Ball Grid Array Package (F)  
BOTTOM VIEW  
TOP VIEW  
B
A
A1 CORNER  
INDEX AREA  
6
5
4
3
2
1
A
A
B
C
D
C
C1  
E
F
G
H
C1/2  
B1/2  
B1  
SIDE VIEW  
5
E1  
E2  
C
E
SEATING PLANE  
4
A
r
3
D(DIAMETER)  
Note  
Symbol  
Min.  
-
-
5.9  
-
8.4  
0.3  
0.9  
-
Typ.  
0.75  
3.75  
6.0  
5.25  
8.5  
0.35  
1.0  
0.76  
0.25  
-
Max.  
-
-
6.1  
-
8.6  
0.4  
1.10  
-
1. DIMENSIONING AND TOLERANCING PER ASME Y14. 5M-1994.  
2. ALL DIMENSIONS ARE MILLIMETERS.  
A
B
B1  
C
C1  
D
E
E1  
E2  
r
3. DIMENSION “D” IS MEASURED AT THE MAXIMUM SOLDER  
BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.  
4. PRIMARY DATUM C(SEATING PLANE) IS DEFINED BY THE  
CROWN OF THE SOLDER BALLS.  
5. THIS IS A CONTROLLING DIMENSION.  
0.20  
-
0.30  
0.08  
Rev.01/Mar. 2002  
8
HY62UF16804B  
MARKING INSTRUCTION  
`
Package  
Marking Example  
H
Y
U
F
6
8
y
0
4
B
c
x
s
x
s
x
t
w
K
w
O
p
fBGA  
x
x
R
Index  
HYUF6804B  
c
·
·
: Part Name  
: Power Consumption  
- D  
: Low Low Power  
ss  
t
: Speed  
- 55  
·
·
: 55ns  
: 70ns  
: 85ns  
- 70  
- 85  
: Temperature  
- C  
- I  
: Commercial (  
: Industrial ( -40 ~ 85  
)
°C  
0 ~ 70  
)
°C  
y
: Year (ex : 0 = year 2000, 1= year2001)  
: Work Week ( ex : 12 = work week 12)  
: Process Code  
·
·
ww  
p
·
·
·
xxxxx  
KOR  
: Lot No.  
: Origin Country  
Note  
- Capital Letter  
- Small Letter  
: Fixed Item  
: Non-fixed Item  
Rev.01/Mar. 2002  
9

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY